US20110159639A1 - Method for Making a Stackable Package - Google Patents

Method for Making a Stackable Package Download PDF

Info

Publication number
US20110159639A1
US20110159639A1 US12/856,401 US85640110A US2011159639A1 US 20110159639 A1 US20110159639 A1 US 20110159639A1 US 85640110 A US85640110 A US 85640110A US 2011159639 A1 US2011159639 A1 US 2011159639A1
Authority
US
United States
Prior art keywords
chip
carrier
layer
rdl
redistribution layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/856,401
Other versions
US8252629B2 (en
Inventor
Kuo-Chung Yee
Meng-Jen Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Assigned to ADVANCED SEMICONDUCTOR ENGINEERING, INC. reassignment ADVANCED SEMICONDUCTOR ENGINEERING, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, MENG-JEN, YEE, KUO-CHUNG
Publication of US20110159639A1 publication Critical patent/US20110159639A1/en
Priority to US13/560,722 priority Critical patent/US20130020703A1/en
Application granted granted Critical
Publication of US8252629B2 publication Critical patent/US8252629B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H01L2224/22—Structure, shape, material or disposition of high density interconnect preforms of a plurality of HDI interconnects
    • H01L2224/221—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H01L2224/251—Disposition
    • H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06548—Conductive via connections through the substrate, container, or encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1052—Wire or wire-like electrical connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a method for making a stackable package, and more particularly to a method for making a stackable package having a redistribution layer and a through via.
  • FIG. 1 shows a cross-sectional view of a conventional stackable package.
  • the conventional stackable package 1 comprises an interposer 10 and a chip 20 .
  • the interposer 10 comprises a body 11 , a plurality of through vias 12 , a plurality of conductive traces 13 , a plurality of pads 14 and a plurality of solder balls 15 .
  • the body 11 has a first surface 111 and a second surface 112 .
  • the through vias 12 penetrate through the body 11 , and are exposed to the first surface 111 and the second surface 112 .
  • the conductive traces 13 are disposed on the first surface 111 of the body 11 , and electrically connected to the through vias 12 .
  • the pads 14 are disposed on the second surface 112 of the body 11 , and electrically connected to the through vias 12 .
  • the solder balls 15 are disposed on the pads 14 .
  • the chip 20 is disposed on the interposer 10 .
  • the chip 20 comprises a plurality of chip pads 21 and a plurality of bumps 22 .
  • the bumps 22 are disposed between the chip pads 21 and the conductive traces 13 , and the chip 20 is electrically connected to the interposer 10 by the bumps 22 .
  • the conventional stacked package 1 has the following disadvantages.
  • the chip 20 of the conventional stacked package 1 is electrically connected to exterior elements by the interposer 10 .
  • the interposer 10 increases the thickness of the product, and the manufacturing processes of the interposer 10 is too complicated, so that the manufacturing cost is increased.
  • the gap between the bumps 22 of the chip 20 is too small, so that an underfill (not shown) is difficult to be formed therein to encapsulate the bumps 22 .
  • the present invention is directed to a method for making a stackable package.
  • the method comprises the following steps: (a) providing a first carrier having a surface; (b) disposing at least one chip on a surface of the first carrier, wherein the chip comprises a first surface, a second surface, an active circuit layer and at least one conductive via, the active circuit layer is disposed in the chip and exposed to the second surface, the conductive via is disposed in the chip and connected to the active circuit layer; (c) forming a molding compound on the surface of the first carrier, so as to encapsulate the chip, wherein the molding compound comprises a surface attached to the surface of the first carrier; (d) removing the first carrier, so as to expose the second surface of the chip and the surface of the molding compound; (e) forming a first redistribution layer (RDL) and at least one first bump, wherein the first redistribution layer (RDL) is disposed on the second surface of the chip and the surface of the molding compound, and electrically connected to the conductive
  • the present invention is further directed to a method for making a stackable package.
  • the method comprises the following steps: (a) providing a first carrier having a surface; (b) disposing at least one chip on a surface of the first carrier, wherein the chip comprises a first surface, a second surface and an active circuit layer, the active circuit layer is disposed in the chip and exposed to the second surface; (c) forming a molding compound on the surface of the first carrier, so as to encapsulate the chip, wherein the molding compound comprises a surface attached to the surface of the first carrier; (d) removing the first carrier, so as to expose the second surface of the chip and the surface of the molding compound; (e) forming a first redistribution layer (RDL) and at least one first bump, wherein the first redistribution layer (RDL) is disposed on the second surface of the chip and the surface of the molding compound, and electrically connected to the active circuit layer, the first bump is disposed on the first redistribution layer (RDL), and electrically connected
  • the second redistribution layer enables the stackable package to have more flexibility to be utilized. Moreover, the through via is formed in the chip, and electrically connected to the first redistribution layer (RDL), and an extra element is unnecessary. As a result, the manufacturing cost and the size of the product are reduced.
  • RDL redistribution layer
  • FIG. 1 is a cross-sectional view of a conventional stackable package
  • FIG. 2 is a flow chart of a method for making a stackable package according to a first embodiment of the present invention
  • FIGS. 3 to 9 are schematic views of the method for making a stackable package according to the first embodiment of the present invention.
  • FIG. 10 is a flow chart of a method for making a stackable package according to a second embodiment of the present invention.
  • FIGS. 11 to 18 are schematic views of the method for making a stackable package according to the second embodiment of the present invention.
  • FIGS. 19 to 20 are schematic views showing the application of a stackable package according to the present invention.
  • FIG. 2 shows a flow chart of a method for making a stackable package according to a first embodiment of the present invention.
  • a first carrier 31 is provided.
  • the first carrier 31 has a surface 311 .
  • at least one chip 32 is disposed on the surface 311 of the first carrier 31 .
  • the chip 32 comprises a first surface 321 , a second surface 322 , an active circuit layer 323 and at least one conductive via 326 .
  • the active circuit layer 323 is disposed in the chip 32 , and exposed to the second surface 322 .
  • the conductive via 326 is disposed in the chip 32 , and connected to the active circuit layer 323 .
  • the chip 32 is a known-good die, and the second surface 322 of the chip 32 is adhered to the surface 311 of the first carrier 31 by an adhesive 33 .
  • the chip 32 further comprises at least one hole 325 .
  • the conductive via 326 comprises a first insulating layer (not shown) and a conductor (not shown).
  • the first insulating layer is disposed on a side wall of the hole 325 , and defines a first groove (not shown).
  • the conductor fills up the first groove.
  • a second chip (not shown) can be disposed side by side with the chip 32 on the surface 311 of the first carrier 31 , and the second chip is also a known-good die.
  • a molding compound 34 is formed on the surface 311 of the first carrier 31 , so as to encapsulate the chip 32 .
  • the molding compound 34 comprises a second surface 342 attached to the surface 311 of the first carrier 31 .
  • the second surface 342 of the molding compound 34 is level with the second surface 322 of the chip 32 .
  • the molding compound 34 is used as a support of the chip 32 , so as to increase the thickness and the strength of the chip 32 . Therefore, a first surface 341 of the molding compound 34 is used as a supporting surface of the following manufacturing process, so as to facilitate processing the second surface 322 of the chip 32 .
  • the first carrier 31 is removed, preferably, the adhesive 33 is removed at the same time, so as to expose the second surface 322 of the chip 32 and the second surface 342 of the molding compound 34 .
  • the molding compound 34 is used as a support of the chip 32 , therefore a first redistribution layer (RDL) 35 and at least one first bump 36 are formed, and another carrier is not needed, as shown in step S 25 .
  • the first redistribution layer (RDL) 35 is disposed on the second surface 322 of the chip 32 and the second surface 342 of the molding compound 34 , and electrically connected to the conductive via 326 by the active circuit layer 323 .
  • the first bump 36 is disposed on the first redistribution layer (RDL) 35 , and electrically connected to the active circuit layer 323 and the conductive via 326 by the first redistribution layer (RDL) 35 .
  • the first redistribution layer (RDL) 35 comprises to a protective layer 352 , a first circuit layer 353 and an under ball metal layer (UBM) 354 .
  • the first circuit layer 353 is disposed in the protective layer 352 .
  • the protective layer 352 has a first surface 355 and a second surface 356 .
  • the second surface 356 has at least one second opening, so as to expose part of the first circuit layer 353 .
  • the under ball metal layer (UBM) 354 is disposed in the second opening, and electrically connected to the first circuit layer 353 .
  • the first bump 36 is disposed on the under ball metal layer (UBM) 354 .
  • the first redistribution layer (RDL) 35 is used to re-distribute the position of the under ball metal layer (UBM) 354 and the first bump 36 , to match the position of electrical contact points of other package.
  • the stackable package 2 ( FIG. 9 ) made by the method according to the present invention is more flexible in application.
  • a second carrier 37 is provided.
  • a surface 351 of the first redistribution layer (RDL) 35 is disposed on the second carrier 37 by a glue layer 38 , and the glue layer 38 encapsulates the first bump 36 .
  • the glue layer 38 is a peelable glue layer, and formed by spin coating. Therefore, the glue layer 38 protects the first bump 36 , and the second carrier 37 is used as a support of the first redistribution layer (RDL) 35 . Therefore, a surface 371 of the second carrier 37 is used as a supporting surface of the following manufacturing process, so as to facilitate processing the first surface 341 of the molding compound 34 .
  • step S 28 part of the chip 32 and part of the molding compound 34 are removed, so as to expose the conductive via 326 ( FIG. 6 ) to the first surface 321 of the chip 32 , and a through via 324 is formed. That is, the conductive via 326 is substantially the same as the through via 324 , and the difference between the conductive via 326 and the through via 324 is that the through via 324 is exposed to the first surface 321 of the chip 32 .
  • the first surface 321 of the chip 32 and part of the first surface 341 of the molding compound 34 are ground first, and then trimmed by chemical-mechanical polishing (CMP).
  • part of the chip 32 and part of the molding compound 34 can be removed only by chemical-mechanical polishing (CMP).
  • CMP chemical-mechanical polishing
  • part of the through via 324 is exposed to the first surface 321 of the chip 32 , and forms a contact point.
  • a second redistribution layer (RDL) 39 is formed on the first surface 321 of the chip 32 .
  • the second redistribution layer (RDL) 39 is electrically connected to the through via 324 .
  • the second redistribution layer (RDL) 39 comprises a protective layer 391 , a second circuit layer 392 and an under ball metal layer (UBM) 393 .
  • the second circuit layer 392 is disposed in the protective layer 391 .
  • the protective layer 391 has a first surface 394 and a second surface 395 .
  • the second surface 395 has at least one second opening, so as to expose part of the second circuit layer 392 .
  • the under ball metal layer (UBM) 393 is disposed in the second opening, and electrically connected to the second circuit layer 392 . Therefore, the second redistribution layer (RDL) 39 is used to re-distribute the position of the contact point of the through via 324 , to match the position of electrical contact points of other package. As a result, the stackable package 2 ( FIG. 9 ) made by the method according to the present invention is more flexible in application.
  • the glue layer 38 can choose to be softened by heated or under ultraviolet ray according to the characteristic of the material of the glue layer 38 , so as to remove the glue layer 38 .
  • the glue layer 38 is a peelable material with better thermoplasticity, so that the glue layer 38 can be softened by heating, so as to remove the glue layer 38 .
  • the glue layer 38 can be a material that can be softened under ultraviolet ray, so that the glue layer 38 can be softened by providing ultraviolet ray, so as to remove the glue layer 38 . Therefore, the glue layer 38 protects the first bump 36 during the manufacturing process.
  • FIG. 10 shows a flow chart of a method for making a stackable package according to a second embodiment of the present invention.
  • FIGS. 11 to 18 show schematic views of the method for making a stackable package according to the second embodiment of the present invention.
  • the method for making a stackable package according to the second embodiment is substantially the same as the method for making a stackable package according to the first embodiment ( FIGS. 3 to 9 ), and the same elements are designated by the same reference numbers.
  • step S 36 the second carrier 37 is provided (step S 36 ), and the surface 351 of the first redistribution layer (RDL) 35 is disposed on the second carrier 37 by the glue layer 38 (step S 37 ). Then, as shown in FIG. 15 , part of the chip 32 and part of the molding compound 34 (step S 38 ) are removed.
  • RDL redistribution layer
  • a through via 324 is formed in the chip 32 (step S 39 ).
  • the through via 324 is connected to the active circuit layer 323 , and exposed to the first surface 321 of the chip 32 .
  • the same processes as the method according to the first embodiment are conducted, that is, as shown in FIG. 17 , the second redistribution layer (RDL) 39 is formed (step S 40 ).
  • the second carrier 37 and the glue layer 38 are removed (step S 41 ), so as to form the stackable package 2 according to the present invention.
  • a second package 3 is further stacked on the stackable package 2 , so as to form a double-layered stacked package.
  • at least one conductive element for example, a second bump 40
  • RDL redistribution layer
  • a third package 4 can be further stacked on the second package 3 , so as to form a third-layered stacked package.
  • the stackable package 2 is a processor
  • the second package 3 is a radio frequency (RF) device
  • the third package 4 is a memory.
  • the second redistribution layer (RDL) 39 is used to re-distribute the position of the contact point of the through via 324 , to match the position of electrical contact points of other package.
  • the stackable package 2 ( FIG. 9 ) made by the method according to the present invention is more flexible in application, for example, the stackable package 2 according to the present invention can be applied to the three following situation.
  • the molding compound 34 of the stackable package 2 encapsulates a plurality of chips 32 , and after another package having the same size of the stackable package 2 is stacked thereon, a singulation process is conducted.
  • the molding compound 34 of the stackable package 2 encapsulates a plurality of chips 32 , and after a plurality of chips are stacked thereon, a singulation process is conducted.
  • a singulation process is conducted to the stackable package 2 first, and then, another chip is stacked thereon.
  • the through via 324 is formed in the chip 32 , and electrically connected to the first redistribution layer (RDL) 35 , and an extra element is unnecessary. As a result, the manufacturing cost and the size of the product are reduced.
  • RDL redistribution layer

Abstract

The present invention relates to a method for making a stackable package. The method includes the following steps: (a) providing a first carrier; (b) disposing at least one chip on the first carrier; (c) forming a molding compound so as to encapsulate the chip; (d) removing the first carrier; (e) forming a first redistribution layer and at least one first bump; (f) providing a second carrier; (g) disposing on the second carrier; (h) removing part of the chip and part of the molding compound; (i) forming a second redistribution layer; and (j) removing the second carrier. Therefore, to the second redistribution layer enables the stackable package to have more flexibility to be utilized.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a method for making a stackable package, and more particularly to a method for making a stackable package having a redistribution layer and a through via.
  • 2. Description of the Related Art
  • FIG. 1 shows a cross-sectional view of a conventional stackable package. The conventional stackable package 1 comprises an interposer 10 and a chip 20. The interposer 10 comprises a body 11, a plurality of through vias 12, a plurality of conductive traces 13, a plurality of pads 14 and a plurality of solder balls 15. The body 11 has a first surface 111 and a second surface 112. The through vias 12 penetrate through the body 11, and are exposed to the first surface 111 and the second surface 112. The conductive traces 13 are disposed on the first surface 111 of the body 11, and electrically connected to the through vias 12. The pads 14 are disposed on the second surface 112 of the body 11, and electrically connected to the through vias 12. The solder balls 15 are disposed on the pads 14. The chip 20 is disposed on the interposer 10. The chip 20 comprises a plurality of chip pads 21 and a plurality of bumps 22. The bumps 22 are disposed between the chip pads 21 and the conductive traces 13, and the chip 20 is electrically connected to the interposer 10 by the bumps 22.
  • The conventional stacked package 1 has the following disadvantages. The chip 20 of the conventional stacked package 1 is electrically connected to exterior elements by the interposer 10. However, the interposer 10 increases the thickness of the product, and the manufacturing processes of the interposer 10 is too complicated, so that the manufacturing cost is increased. Moreover, the gap between the bumps 22 of the chip 20 is too small, so that an underfill (not shown) is difficult to be formed therein to encapsulate the bumps 22.
  • Therefore, it is necessary to provide a method for making a stackable package to solve the above problems.
    • SUMMARY OF THE INVENTION
  • The present invention is directed to a method for making a stackable package. The method comprises the following steps: (a) providing a first carrier having a surface; (b) disposing at least one chip on a surface of the first carrier, wherein the chip comprises a first surface, a second surface, an active circuit layer and at least one conductive via, the active circuit layer is disposed in the chip and exposed to the second surface, the conductive via is disposed in the chip and connected to the active circuit layer; (c) forming a molding compound on the surface of the first carrier, so as to encapsulate the chip, wherein the molding compound comprises a surface attached to the surface of the first carrier; (d) removing the first carrier, so as to expose the second surface of the chip and the surface of the molding compound; (e) forming a first redistribution layer (RDL) and at least one first bump, wherein the first redistribution layer (RDL) is disposed on the second surface of the chip and the surface of the molding compound, and electrically connected to the conductive via by the active circuit layer, the first bump is disposed on the first redistribution layer (RDL), and electrically connected to the active circuit layer and the conductive via by the first redistribution layer (RDL); (f) providing a second carrier; (g) disposing a surface of the first redistribution layer (RDL) on the second carrier; (h) removing part of the chip and part of the molding compound, so as to expose the conductive via to the first surface of the chip, and form a through via; (i) forming a second redistribution layer (RDL) on the first surface of the chip, wherein the second redistribution layer (RDL) is electrically connected to the through via; and (j) removing the second carrier.
  • The present invention is further directed to a method for making a stackable package. The method comprises the following steps: (a) providing a first carrier having a surface; (b) disposing at least one chip on a surface of the first carrier, wherein the chip comprises a first surface, a second surface and an active circuit layer, the active circuit layer is disposed in the chip and exposed to the second surface; (c) forming a molding compound on the surface of the first carrier, so as to encapsulate the chip, wherein the molding compound comprises a surface attached to the surface of the first carrier; (d) removing the first carrier, so as to expose the second surface of the chip and the surface of the molding compound; (e) forming a first redistribution layer (RDL) and at least one first bump, wherein the first redistribution layer (RDL) is disposed on the second surface of the chip and the surface of the molding compound, and electrically connected to the active circuit layer, the first bump is disposed on the first redistribution layer (RDL), and electrically connected to the active circuit layer by the first redistribution layer (RDL); (f) providing a second carrier; (g) disposing a surface of the first redistribution layer (RDL) on the second carrier; (h) removing part of the chip and part of the molding compound; (i) forming at least one through via in the chip, wherein the through via is connected to the active circuit layer and exposed to the first surface of the chip; (j) forming a second redistribution layer (RDL) on the first surface of the chip, wherein the second redistribution layer (RDL) is electrically connected to the through via; and (k) removing the second carrier.
  • Therefore, the second redistribution layer enables the stackable package to have more flexibility to be utilized. Moreover, the through via is formed in the chip, and electrically connected to the first redistribution layer (RDL), and an extra element is unnecessary. As a result, the manufacturing cost and the size of the product are reduced.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of a conventional stackable package;
  • FIG. 2 is a flow chart of a method for making a stackable package according to a first embodiment of the present invention;
  • FIGS. 3 to 9 are schematic views of the method for making a stackable package according to the first embodiment of the present invention;
  • FIG. 10 is a flow chart of a method for making a stackable package according to a second embodiment of the present invention;
  • FIGS. 11 to 18 are schematic views of the method for making a stackable package according to the second embodiment of the present invention; and
  • FIGS. 19 to 20 are schematic views showing the application of a stackable package according to the present invention.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 2 shows a flow chart of a method for making a stackable package according to a first embodiment of the present invention. First, as shown in FIG. 3 and step S21, a first carrier 31 is provided. The first carrier 31 has a surface 311. As shown in step S22, at least one chip 32 is disposed on the surface 311 of the first carrier 31. The chip 32 comprises a first surface 321, a second surface 322, an active circuit layer 323 and at least one conductive via 326. The active circuit layer 323 is disposed in the chip 32, and exposed to the second surface 322. The conductive via 326 is disposed in the chip 32, and connected to the active circuit layer 323.
  • In this embodiment, the chip 32 is a known-good die, and the second surface 322 of the chip 32 is adhered to the surface 311 of the first carrier 31 by an adhesive 33. Moreover, the chip 32 further comprises at least one hole 325. The conductive via 326 comprises a first insulating layer (not shown) and a conductor (not shown). The first insulating layer is disposed on a side wall of the hole 325, and defines a first groove (not shown). The conductor fills up the first groove. However, in other embodiments, a second chip (not shown) can be disposed side by side with the chip 32 on the surface 311 of the first carrier 31, and the second chip is also a known-good die. It is understood that, the form of the second chip has no limitation, and the second chip can comprise a conductive via or not. Moreover, the conductive via 326 can further comprise a second insulating layer (not shown). The conductor is only disposed on a side wall of the first groove, and defines a second groove (not shown), and the second insulating layer fills up the second groove. In the present invention, only when the chip 32 is a known-good die, the chip 32 can be disposed on the first carrier 31, therefore the yield rate is increased.
  • As shown in FIG. 4 and step S23, a molding compound 34 is formed on the surface 311 of the first carrier 31, so as to encapsulate the chip 32. The molding compound 34 comprises a second surface 342 attached to the surface 311 of the first carrier 31. In this embodiment, the second surface 342 of the molding compound 34 is level with the second surface 322 of the chip 32. The molding compound 34 is used as a support of the chip 32, so as to increase the thickness and the strength of the chip 32. Therefore, a first surface 341 of the molding compound 34 is used as a supporting surface of the following manufacturing process, so as to facilitate processing the second surface 322 of the chip 32.
  • As shown in FIG. 5 and step S24, the first carrier 31 is removed, preferably, the adhesive 33 is removed at the same time, so as to expose the second surface 322 of the chip 32 and the second surface 342 of the molding compound 34. Meanwhile, the molding compound 34 is used as a support of the chip 32, therefore a first redistribution layer (RDL) 35 and at least one first bump 36 are formed, and another carrier is not needed, as shown in step S25. The first redistribution layer (RDL) 35 is disposed on the second surface 322 of the chip 32 and the second surface 342 of the molding compound 34, and electrically connected to the conductive via 326 by the active circuit layer 323. The first bump 36 is disposed on the first redistribution layer (RDL) 35, and electrically connected to the active circuit layer 323 and the conductive via 326 by the first redistribution layer (RDL) 35.
  • In this embodiment, the first redistribution layer (RDL) 35 comprises to a protective layer 352, a first circuit layer 353 and an under ball metal layer (UBM) 354. The first circuit layer 353 is disposed in the protective layer 352. The protective layer 352 has a first surface 355 and a second surface 356. The second surface 356 has at least one second opening, so as to expose part of the first circuit layer 353. The under ball metal layer (UBM) 354 is disposed in the second opening, and electrically connected to the first circuit layer 353. The first bump 36 is disposed on the under ball metal layer (UBM) 354. Therefore, the first redistribution layer (RDL) 35 is used to re-distribute the position of the under ball metal layer (UBM) 354 and the first bump 36, to match the position of electrical contact points of other package. As a result, the stackable package 2 (FIG. 9) made by the method according to the present invention is more flexible in application.
  • As shown in FIG. 6 and step S26, a second carrier 37 is provided. As shown in step S27, a surface 351 of the first redistribution layer (RDL) 35 is disposed on the second carrier 37 by a glue layer 38, and the glue layer 38 encapsulates the first bump 36. In this embodiment, the glue layer 38 is a peelable glue layer, and formed by spin coating. Therefore, the glue layer 38 protects the first bump 36, and the second carrier 37 is used as a support of the first redistribution layer (RDL) 35. Therefore, a surface 371 of the second carrier 37 is used as a supporting surface of the following manufacturing process, so as to facilitate processing the first surface 341 of the molding compound 34.
  • As shown in FIG. 7 and step S28, part of the chip 32 and part of the molding compound 34 are removed, so as to expose the conductive via 326 (FIG. 6) to the first surface 321 of the chip 32, and a through via 324 is formed. That is, the conductive via 326 is substantially the same as the through via 324, and the difference between the conductive via 326 and the through via 324 is that the through via 324 is exposed to the first surface 321 of the chip 32. In this embodiment, the first surface 321 of the chip 32 and part of the first surface 341 of the molding compound 34 are ground first, and then trimmed by chemical-mechanical polishing (CMP). However, in other embodiments, part of the chip 32 and part of the molding compound 34 can be removed only by chemical-mechanical polishing (CMP). In this embodiment, part of the through via 324 is exposed to the first surface 321 of the chip 32, and forms a contact point.
  • As shown in FIG. 8 and step S29, a second redistribution layer (RDL) 39 is formed on the first surface 321 of the chip 32. The second redistribution layer (RDL) 39 is electrically connected to the through via 324. In this embodiment, the second redistribution layer (RDL) 39 comprises a protective layer 391, a second circuit layer 392 and an under ball metal layer (UBM) 393. The second circuit layer 392 is disposed in the protective layer 391. The protective layer 391 has a first surface 394 and a second surface 395. The second surface 395 has at least one second opening, so as to expose part of the second circuit layer 392. The under ball metal layer (UBM) 393 is disposed in the second opening, and electrically connected to the second circuit layer 392. Therefore, the second redistribution layer (RDL) 39 is used to re-distribute the position of the contact point of the through via 324, to match the position of electrical contact points of other package. As a result, the stackable package 2 (FIG. 9) made by the method according to the present invention is more flexible in application.
  • As shown in FIG. 9 and step S30, the second carrier 37 and the glue layer 38 are removed, and meanwhile, the stackable package 2 according to the present invention is formed. Preferably, the glue layer 38 can choose to be softened by heated or under ultraviolet ray according to the characteristic of the material of the glue layer 38, so as to remove the glue layer 38. In this embodiment, the glue layer 38 is a peelable material with better thermoplasticity, so that the glue layer 38 can be softened by heating, so as to remove the glue layer 38. However, in other embodiments, the glue layer 38 can be a material that can be softened under ultraviolet ray, so that the glue layer 38 can be softened by providing ultraviolet ray, so as to remove the glue layer 38. Therefore, the glue layer 38 protects the first bump 36 during the manufacturing process.
  • FIG. 10 shows a flow chart of a method for making a stackable package according to a second embodiment of the present invention. FIGS. 11 to 18 show schematic views of the method for making a stackable package according to the second embodiment of the present invention. The method for making a stackable package according to the second embodiment is substantially the same as the method for making a stackable package according to the first embodiment (FIGS. 3 to 9), and the same elements are designated by the same reference numbers.
  • The difference between the method according to the second embodiment and the method according to the first embodiment is that after the first carrier 31 is provided (step S31), the chip 32, which does not comprise the conductive via 326 as shown in FIG. 11, is disposed on the surface 311 of the first carrier 31 (step S32). Then, the same processes as the method according to the first embodiment are conducted, that is, as shown in FIG. 12, the molding compound 34 are formed (step S33). Then, as shown in FIG. 13, the first carrier 31 is removed (step S34). Meanwhile, the molding compound 34 is used as a support of the chip 32, therefore the first redistribution layer (RDL) 35 and the first bump 36 are formed (step S35), and another carrier is not needed. Then, as shown in FIG. 14, the second carrier 37 is provided (step S36), and the surface 351 of the first redistribution layer (RDL) 35 is disposed on the second carrier 37 by the glue layer 38 (step S37). Then, as shown in FIG. 15, part of the chip 32 and part of the molding compound 34 (step S38) are removed.
  • Then, as shown in FIG. 16, a through via 324 is formed in the chip 32 (step S39). The through via 324 is connected to the active circuit layer 323, and exposed to the first surface 321 of the chip 32. In the end, the same processes as the method according to the first embodiment are conducted, that is, as shown in FIG. 17, the second redistribution layer (RDL) 39 is formed (step S40). Then, as shown in FIG. 18, the second carrier 37 and the glue layer 38 are removed (step S41), so as to form the stackable package 2 according to the present invention.
  • Moreover, as shown in FIG. 19, after the stackable package 2 according to the present invention is formed, a second package 3 is further stacked on the stackable package 2, so as to form a double-layered stacked package. It is understood that, at least one conductive element (for example, a second bump 40) is disposed between and electrically connects the second package 3 and the second redistribution layer (RDL) 39 of the stackable package 2. Preferably, a third package 4 can be further stacked on the second package 3, so as to form a third-layered stacked package. Preferably, the stackable package 2 is a processor, the second package 3 is a radio frequency (RF) device, and the third package 4 is a memory. However, in other embodiments, as shown in FIG. 20, the stackable package 2 can further comprise a second chip 41 disposed side by side with the chip 32, and the second chip 41 is also a known-good die. The form of the second chip 41 has no limitation, and the second chip 41 can comprise a conductive via or not.
  • Therefore, the second redistribution layer (RDL) 39 is used to re-distribute the position of the contact point of the through via 324, to match the position of electrical contact points of other package. As a result, the stackable package 2 (FIG. 9) made by the method according to the present invention is more flexible in application, for example, the stackable package 2 according to the present invention can be applied to the three following situation. First, the molding compound 34 of the stackable package 2 encapsulates a plurality of chips 32, and after another package having the same size of the stackable package 2 is stacked thereon, a singulation process is conducted. Second, the molding compound 34 of the stackable package 2 encapsulates a plurality of chips 32, and after a plurality of chips are stacked thereon, a singulation process is conducted. Third, a singulation process is conducted to the stackable package 2 first, and then, another chip is stacked thereon. Moreover, the through via 324 is formed in the chip 32, and electrically connected to the first redistribution layer (RDL) 35, and an extra element is unnecessary. As a result, the manufacturing cost and the size of the product are reduced.
  • While several embodiments of the present invention have been illustrated and described, various modifications and improvements can be made by those skilled in the art. The embodiments of the present invention are therefore described in an illustrative but not restrictive sense. It is intended that the present invention should not be limited to the particular forms as illustrated, and that all modifications which maintain the spirit and scope of the present invention are within the scope defined by the appended claims.

Claims (14)

1. A method for making a stackable package, comprising:
(a) providing a first carrier having a surface;
(b) disposing at least one chip on a surface of the first carrier, wherein the chip comprises a first surface, a second surface, an active circuit layer and at least one conductive via, the active circuit layer is disposed in the chip and exposed to the second surface, the conductive via is disposed in the chip and connected to the active circuit layer;
(c) forming a molding compound on the surface of the first carrier, so as to encapsulate the chip, wherein the molding compound comprises a surface attached to the surface of the first carrier;
(d) removing the first carrier, so as to expose the second surface of the chip and the surface of the molding compound;
(e) forming a first redistribution layer (RDL) and at least one first bump, wherein the first redistribution layer (RDL) is disposed on the second surface of the chip and the surface of the molding compound, and electrically connected to the conductive via by the active circuit layer, the first bump is disposed on the first redistribution layer (RDL), and electrically connected to the active circuit layer and the conductive via by the first redistribution layer (RDL);
(f) providing a second carrier;
(g) disposing a surface of the first redistribution layer (RDL) on the second carrier;
(h) removing part of the chip and part of the molding compound, so as to expose the conductive via to the first surface of the chip, and form a through via;
(i) forming a second redistribution layer (RDL) on the first surface of the chip, wherein the second redistribution layer (RDL) is electrically connected to the through via; and
(j) removing the second carrier.
2. The method as claimed in claim 1, wherein in the step (b), the chip is adhered to the surface of the first carrier by an adhesive, and in the step (d), the method further comprises a step of removing the adhesive.
3. The method as claimed in claim 1, wherein in the step (g), the surface of the first redistribution layer (RDL) is disposed on the second carrier by a glue layer, and the glue layer encapsulates the first bump, and in the step (j), the method further comprises a step of removing the glue layer.
4. The method as claimed in claim 3, wherein in the step (g), the glue layer is formed by spin coating.
5. The method as claimed in claim 3, wherein in step (j), the glue layer is softened by heated or under ultraviolet ray, so as to remove the glue layer.
6. The method as claimed in claim 1, wherein in the step (h), part of the chip and part of the molding compound are removed by grinding or chemical-mechanical polishing (CMP).
7. The method as claimed in claim 1, further comprising a step of stacking another package on the second redistribution layer (RDL) after the step (j).
8. A method for making a stackable package, comprising:
(a) providing a first carrier having a surface;
(b) disposing at least one chip on the surface of the first carrier, wherein the chip comprises a first surface, a second surface and an active circuit layer, the active circuit layer is disposed in the chip and exposed to the second surface;
(c) forming a molding compound on the surface of the first carrier, so as to encapsulate the chip, wherein the molding compound comprises a surface attached to the surface of the first carrier;
(d) removing the first carrier, so as to expose the second surface of the chip and the surface of the molding compound;
(e) forming a first redistribution layer (RDL) and at least one first bump, wherein the first redistribution layer (RDL) is disposed on the second surface of the chip and the surface of the molding compound, and electrically connected to the active circuit layer, the first bump is disposed on the first redistribution layer (RDL), and electrically connected to the active circuit layer by the first redistribution layer (RDL);
(f) providing a second carrier;
(g) disposing a surface of the first redistribution layer (RDL) on the second carrier;
(h) removing part of the chip and part of the molding compound;
(i) forming at least one through via in the chip, wherein the through via is connected to the active circuit layer and exposed to the first surface of the chip;
(j) forming a second redistribution layer (RDL) on the first surface of the chip, wherein the second redistribution layer (RDL) is electrically connected to the through via; and
(k) removing the second carrier.
9. The method as claimed in claim 8, wherein in the step (b), the chip is adhered to the surface of the first carrier by an adhesive, and in the step (d), the method further comprises a step of removing the adhesive.
10. The method as claimed in claim 8, wherein in the step (g), the surface of the first redistribution layer (RDL) is disposed on the second carrier by a glue layer, and the glue layer encapsulates the first bump, and in the step (k), the method further comprises a step of removing the glue layer.
11. The method as claimed in claim 10, wherein in the step (g), the glue layer is formed by spin coating.
12. The method as claimed in claim 10, wherein in step (k), the glue layer is softened by heated or under ultraviolet ray, so as to remove the glue layer.
13. The method as claimed in claim 8, wherein in the step (h), part of the chip and part of the molding compound are removed by grinding or chemical-mechanical polishing (CMP).
14. The method as claimed in claim 8, further comprising a step of stacking another package on the second redistribution layer (RDL) after the step (k).
US12/856,401 2009-12-31 2010-08-13 Method for making a stackable package Active 2030-10-02 US8252629B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/560,722 US20130020703A1 (en) 2009-12-31 2012-07-27 Method for Making a Stackable Package

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW098146111A TWI401753B (en) 2009-12-31 2009-12-31 Method for making a stackable package
TW98146111A 2009-12-31
TW098146111 2009-12-31

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/560,722 Continuation US20130020703A1 (en) 2009-12-31 2012-07-27 Method for Making a Stackable Package

Publications (2)

Publication Number Publication Date
US20110159639A1 true US20110159639A1 (en) 2011-06-30
US8252629B2 US8252629B2 (en) 2012-08-28

Family

ID=44188045

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/856,401 Active 2030-10-02 US8252629B2 (en) 2009-12-31 2010-08-13 Method for making a stackable package
US13/560,722 Abandoned US20130020703A1 (en) 2009-12-31 2012-07-27 Method for Making a Stackable Package

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/560,722 Abandoned US20130020703A1 (en) 2009-12-31 2012-07-27 Method for Making a Stackable Package

Country Status (2)

Country Link
US (2) US8252629B2 (en)
TW (1) TWI401753B (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120074587A1 (en) * 2010-09-29 2012-03-29 Stats Chippac, Ltd. Semiconductor Device and Method of Bonding Different Size Semiconductor Die at the Wafer Level
CN102983122A (en) * 2011-09-05 2013-03-20 联咏科技股份有限公司 Stacked-type semiconductor package structure and manufacturing method thereof
WO2013048496A1 (en) 2011-09-30 2013-04-04 Intel Corporation Method for handling very thin device wafers
US20140001645A1 (en) * 2012-06-27 2014-01-02 Taiwan Semiconductor Manufacturing Company, Ltd. 3DIC Stacking Device and Method of Manufacture
CN104037167A (en) * 2013-03-06 2014-09-10 英特尔移动通信有限责任公司 Semiconductor devices
US20140264933A1 (en) * 2013-03-15 2014-09-18 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer Level Chip Scale Packaging Intermediate Structure Apparatus and Method
US8889484B2 (en) * 2012-10-02 2014-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method for a component package
US20150115444A1 (en) * 2013-10-28 2015-04-30 Infineon Technologies Dresden Gmbh Wafer arrangement, a method for testing a wafer, and a method for processing a wafer
US20150162220A1 (en) * 2013-02-04 2015-06-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package Structure and Methods of Forming Same
US20160013091A1 (en) * 2014-07-08 2016-01-14 Samsung Electronics Co., Ltd. Semiconductor package and method of manufacturing the same
US20160293576A1 (en) * 2014-01-16 2016-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging Methods for Semiconductor Devices, Packaged Semiconductor Devices, and Design Methods Thereof
CN106298683A (en) * 2015-06-24 2017-01-04 华亚科技股份有限公司 Semiconductor device
US9627226B2 (en) * 2013-03-12 2017-04-18 Siliconware Precision Industries Co., Ltd. Fabrication method of semiconductor package
US9916999B2 (en) * 2015-06-04 2018-03-13 Micron Technology, Inc. Methods of fabricating a semiconductor package structure including at least one redistribution layer
US20190088620A1 (en) * 2012-09-28 2019-03-21 Taiwan Semiconductor Manufacturing Co., Ltd. Novel integrated circuit stacking approach
EP3848962A3 (en) * 2020-01-10 2021-08-25 Mediatek Inc. Semiconductor package having re-distribution layer structure on substrate component

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8105875B1 (en) * 2010-10-14 2012-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Approach for bonding dies onto interposers
US9385009B2 (en) * 2011-09-23 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming stacked vias within interconnect structure for Fo-WLCSP
US8993432B2 (en) * 2011-11-16 2015-03-31 Taiwan Semiconductor Manufacturing Company, Ltd. Test structure and method of testing electrical characteristics of through vias
TW201340283A (en) * 2012-03-23 2013-10-01 Chipmos Technologies Inc Wafer structure, chip structure and stacked chip structure
US9324698B2 (en) 2013-08-13 2016-04-26 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-chip structure and method of forming same
CN103545297A (en) * 2013-10-25 2014-01-29 矽力杰半导体技术(杭州)有限公司 Multi-chip overlapping and packing structure and manufacturing method thereof
US9679801B2 (en) 2015-06-03 2017-06-13 Apple Inc. Dual molded stack TSV package
US9627365B1 (en) 2015-11-30 2017-04-18 Taiwan Semiconductor Manufacturing Company, Ltd. Tri-layer CoWoS structure
US9893042B2 (en) * 2015-12-14 2018-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method
US9831148B2 (en) * 2016-03-11 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out package including voltage regulators and methods forming same
US10763239B2 (en) * 2017-10-27 2020-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Multi-chip wafer level packages and methods of forming the same
US11133289B2 (en) * 2019-05-16 2021-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and manufacturing method of semiconductor package having plurality of encapsulating materials
US11393763B2 (en) * 2020-05-28 2022-07-19 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out (info) package structure and method

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5353498A (en) * 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
US6271469B1 (en) * 1999-11-12 2001-08-07 Intel Corporation Direct build-up layer on an encapsulated die package
US6423570B1 (en) * 2000-10-18 2002-07-23 Intel Corporation Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby
US6911392B2 (en) * 2001-08-24 2005-06-28 Schott Glas Process for making contact with and housing integrated circuits
US7078788B2 (en) * 2000-08-16 2006-07-18 Intel Corporation Microelectronic substrates with integrated devices
US7091124B2 (en) * 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US7189596B1 (en) * 2000-03-01 2007-03-13 Intel Corporation Process for forming a direct build-up layer on an encapsulated die packages utilizing intermediate structures
US7312405B2 (en) * 2005-02-01 2007-12-25 Phoenix Precision Technology Corporation Module structure having embedded chips
US7358603B2 (en) * 2006-08-10 2008-04-15 Che-Yu Li & Company, Llc High density electronic packages
US7619901B2 (en) * 2007-06-25 2009-11-17 Epic Technologies, Inc. Integrated structures and fabrication methods thereof implementing a cell phone or other electronic system
US20100013081A1 (en) * 2008-07-18 2010-01-21 United Test And Assembly Center Ltd. Packaging structural member
US20100133682A1 (en) * 2008-12-02 2010-06-03 Infineon Technologies Ag Semiconductor device
US7843052B1 (en) * 2008-11-13 2010-11-30 Amkor Technology, Inc. Semiconductor devices and fabrication methods thereof
US7858441B2 (en) * 2008-12-08 2010-12-28 Stats Chippac, Ltd. Semiconductor package with semiconductor core structure and method of forming same
US7888184B2 (en) * 2008-06-20 2011-02-15 Stats Chippac Ltd. Integrated circuit packaging system with embedded circuitry and post, and method of manufacture thereof
US8138014B2 (en) * 2010-01-29 2012-03-20 Stats Chippac, Ltd. Method of forming thin profile WLCSP with vertical interconnect over package footprint

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200845246A (en) * 2007-05-09 2008-11-16 Kinsus Interconnect Tech Corp High-density fine line package structure and method for fabricating the same
KR100909322B1 (en) * 2007-07-02 2009-07-24 주식회사 네패스 Ultra-thin semiconductor package and manufacturing method thereof
US20100109169A1 (en) * 2008-04-29 2010-05-06 United Test And Assembly Center Ltd Semiconductor package and method of making the same

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5353498A (en) * 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
US6271469B1 (en) * 1999-11-12 2001-08-07 Intel Corporation Direct build-up layer on an encapsulated die package
US7189596B1 (en) * 2000-03-01 2007-03-13 Intel Corporation Process for forming a direct build-up layer on an encapsulated die packages utilizing intermediate structures
US7078788B2 (en) * 2000-08-16 2006-07-18 Intel Corporation Microelectronic substrates with integrated devices
US6423570B1 (en) * 2000-10-18 2002-07-23 Intel Corporation Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby
US6911392B2 (en) * 2001-08-24 2005-06-28 Schott Glas Process for making contact with and housing integrated circuits
US7091124B2 (en) * 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US7312405B2 (en) * 2005-02-01 2007-12-25 Phoenix Precision Technology Corporation Module structure having embedded chips
US7358603B2 (en) * 2006-08-10 2008-04-15 Che-Yu Li & Company, Llc High density electronic packages
US7619901B2 (en) * 2007-06-25 2009-11-17 Epic Technologies, Inc. Integrated structures and fabrication methods thereof implementing a cell phone or other electronic system
US7888184B2 (en) * 2008-06-20 2011-02-15 Stats Chippac Ltd. Integrated circuit packaging system with embedded circuitry and post, and method of manufacture thereof
US20100013081A1 (en) * 2008-07-18 2010-01-21 United Test And Assembly Center Ltd. Packaging structural member
US7843052B1 (en) * 2008-11-13 2010-11-30 Amkor Technology, Inc. Semiconductor devices and fabrication methods thereof
US20100133682A1 (en) * 2008-12-02 2010-06-03 Infineon Technologies Ag Semiconductor device
US7858441B2 (en) * 2008-12-08 2010-12-28 Stats Chippac, Ltd. Semiconductor package with semiconductor core structure and method of forming same
US8138014B2 (en) * 2010-01-29 2012-03-20 Stats Chippac, Ltd. Method of forming thin profile WLCSP with vertical interconnect over package footprint

Cited By (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8993377B2 (en) * 2010-09-29 2015-03-31 Stats Chippac, Ltd. Semiconductor device and method of bonding different size semiconductor die at the wafer level
US20120074587A1 (en) * 2010-09-29 2012-03-29 Stats Chippac, Ltd. Semiconductor Device and Method of Bonding Different Size Semiconductor Die at the Wafer Level
CN102983122A (en) * 2011-09-05 2013-03-20 联咏科技股份有限公司 Stacked-type semiconductor package structure and manufacturing method thereof
WO2013048496A1 (en) 2011-09-30 2013-04-04 Intel Corporation Method for handling very thin device wafers
US9252111B2 (en) 2011-09-30 2016-02-02 Intel Corporation Method for handling very thin device wafers
CN103988299A (en) * 2011-09-30 2014-08-13 英特尔公司 Method for handling very thin device wafers
EP2761651A4 (en) * 2011-09-30 2015-07-29 Intel Corp Method for handling very thin device wafers
KR101515275B1 (en) 2012-06-27 2015-04-24 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 3dic stacking device and method of manufacture
US9443783B2 (en) * 2012-06-27 2016-09-13 Taiwan Semiconductor Manufacturing Company, Ltd. 3DIC stacking device and method of manufacture
US20140001645A1 (en) * 2012-06-27 2014-01-02 Taiwan Semiconductor Manufacturing Company, Ltd. 3DIC Stacking Device and Method of Manufacture
CN103515305A (en) * 2012-06-27 2014-01-15 台湾积体电路制造股份有限公司 3d ic stacking device and method of manufacture
US10109613B2 (en) 2012-06-27 2018-10-23 Taiwan Semiconductor Manufacturing Company, Ltd. 3DIC stacking device and method of manufacture
US11201135B2 (en) 2012-09-28 2021-12-14 Taiwan Semiconductor Manufacturing Co., Ltd. Three dimensional integrated circuits stacking approach
US11121118B2 (en) * 2012-09-28 2021-09-14 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit stacking approach
US20190088620A1 (en) * 2012-09-28 2019-03-21 Taiwan Semiconductor Manufacturing Co., Ltd. Novel integrated circuit stacking approach
KR101522763B1 (en) * 2012-10-02 2015-05-26 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 Apparatus and method for a component package
US9748216B2 (en) 2012-10-02 2017-08-29 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method for a component package
US8889484B2 (en) * 2012-10-02 2014-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method for a component package
US20150162220A1 (en) * 2013-02-04 2015-06-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package Structure and Methods of Forming Same
US10269586B2 (en) * 2013-02-04 2019-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and methods of forming same
CN104037167A (en) * 2013-03-06 2014-09-10 英特尔移动通信有限责任公司 Semiconductor devices
US9627226B2 (en) * 2013-03-12 2017-04-18 Siliconware Precision Industries Co., Ltd. Fabrication method of semiconductor package
US10672647B2 (en) * 2013-03-15 2020-06-02 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale packaging intermediate structure apparatus and method
US10269619B2 (en) * 2013-03-15 2019-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale packaging intermediate structure apparatus and method
US11037819B2 (en) 2013-03-15 2021-06-15 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale packaging intermediate structure apparatus and method
US11631611B2 (en) 2013-03-15 2023-04-18 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale packaging intermediate structure apparatus and method
US20180342414A1 (en) * 2013-03-15 2018-11-29 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer Level Chip Scale Packaging Intermediate Structure Apparatus and Method
US20140264933A1 (en) * 2013-03-15 2014-09-18 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer Level Chip Scale Packaging Intermediate Structure Apparatus and Method
US9627341B2 (en) * 2013-10-28 2017-04-18 Infineon Technologies Dresden Gmbh Wafer arrangement, a method for testing a wafer, and a method for processing a wafer
US20150115444A1 (en) * 2013-10-28 2015-04-30 Infineon Technologies Dresden Gmbh Wafer arrangement, a method for testing a wafer, and a method for processing a wafer
US10872878B2 (en) * 2014-01-16 2020-12-22 Taiwan Semiconductor Manufacturing Company Packaging methods for semiconductor devices, packaged semiconductor devices, and design methods thereof
US20160293576A1 (en) * 2014-01-16 2016-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging Methods for Semiconductor Devices, Packaged Semiconductor Devices, and Design Methods Thereof
US11289449B2 (en) 2014-01-16 2022-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods for semiconductor devices, packaged semiconductor devices, and design methods thereof
US9728424B2 (en) * 2014-07-08 2017-08-08 Samsung Electronics Co., Ltd. Method of fabricating a packaged integrated circuit with through-silicon via an inner substrate
US20160013091A1 (en) * 2014-07-08 2016-01-14 Samsung Electronics Co., Ltd. Semiconductor package and method of manufacturing the same
US9916999B2 (en) * 2015-06-04 2018-03-13 Micron Technology, Inc. Methods of fabricating a semiconductor package structure including at least one redistribution layer
US10566229B2 (en) 2015-06-04 2020-02-18 Micron Technology, Inc. Microelectronic package structures including redistribution layers
US10818536B2 (en) 2015-06-04 2020-10-27 Micron Technology, Inc. Microelectronic devices including redistribution layers
CN106298683A (en) * 2015-06-24 2017-01-04 华亚科技股份有限公司 Semiconductor device
EP3848962A3 (en) * 2020-01-10 2021-08-25 Mediatek Inc. Semiconductor package having re-distribution layer structure on substrate component

Also Published As

Publication number Publication date
US20130020703A1 (en) 2013-01-24
TWI401753B (en) 2013-07-11
US8252629B2 (en) 2012-08-28
TW201123319A (en) 2011-07-01

Similar Documents

Publication Publication Date Title
US8252629B2 (en) Method for making a stackable package
US20240014151A1 (en) Package structure and manufacturing method thereof
US10074623B2 (en) Method of fabricating redistribution circuit structure
US10777531B2 (en) Package contact structure, semiconductor package and manufacturing method thereof
TWI683410B (en) Semiconductor packages and methods of forming the same
US8441136B2 (en) Protection layer for adhesive material at wafer edge
US10522476B2 (en) Package structure, integrated fan-out package and method of fabricating the same
US20190385989A1 (en) Package-on-package structure and manufacturing method thereof
US7955895B2 (en) Structure and method for stacked wafer fabrication
US20160358889A1 (en) Dual molded stack tsv package
US20170287870A1 (en) Stacked chip package structure and manufacturing method thereof
US10685896B2 (en) Integrated circuit package and method of fabricating the same
US9117828B2 (en) Method of handling a thin wafer
US11776838B2 (en) Semiconductor package and manufacturing method thereof
US9252030B1 (en) System-in-packages and methods for forming same
US20120049358A1 (en) Semiconductor Device and Semiconductor Process for Making the Same
US8691625B2 (en) Method for making a chip package
US11855232B2 (en) Semiconductor package and forming method thereof
US20120086120A1 (en) Stacked semiconductor package having conductive vias and method for making the same
US11075132B2 (en) Integrated fan-out package, package-on-package structure, and manufacturing method thereof
US10636757B2 (en) Integrated circuit component package and method of fabricating the same
US11244879B2 (en) Semiconductor package
US10157862B1 (en) Integrated fan-out package and method of fabricating the same
US20200043782A1 (en) Semicondcutor package and manufacturing method thereof
US10157850B1 (en) Semiconductor packages and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YEE, KUO-CHUNG;WANG, MENG-JEN;REEL/FRAME:024866/0273

Effective date: 20100811

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8