US20110138616A1 - Printed circuit board manufacturing system - Google Patents

Printed circuit board manufacturing system Download PDF

Info

Publication number
US20110138616A1
US20110138616A1 US12929260 US92926011A US2011138616A1 US 20110138616 A1 US20110138616 A1 US 20110138616A1 US 12929260 US12929260 US 12929260 US 92926011 A US92926011 A US 92926011A US 2011138616 A1 US2011138616 A1 US 2011138616A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
pad
substrate
part
insulation layer
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12929260
Inventor
Chung-Woo Cho
Soon-Jin Cho
Byung-Bae Seo
Ki-Young Yoo
Seok-Hwan Ahn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro-Mechanics Co Ltd
Original Assignee
Samsung Electro-Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0008Apparatus or processes for manufacturing printed circuits for aligning or positioning of tools relative to the circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4679Aligning added circuit layers or via connections relative to previous circuit layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns, inspection means or identification means
    • H05K1/0269Marks, test patterns, inspection means or identification means for visual or optical inspection
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0104Properties and characteristics in general
    • H05K2201/0108Transparent
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Other shape and layout details not provided for in H05K2201/09009 - H05K2201/09209; Shape and layout details covering several of these groups
    • H05K2201/09918Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0026Etching of the substrate by chemical or physical means by laser ablation
    • H05K3/0032Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
    • H05K3/0035Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits

Abstract

A printed circuit board manufacturing system that uses a substrate that includes a pad and an insulation layer covering the pad. The system includes an image sensor part acquiring an image of the substrate, a control part generating a control signal to form a via hole, and a laser applying part applying a laser, considering the control signal, to the part of the insulation layer that corresponds to the location information of the pad.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a U.S. divisional application filed under 37 USC 1.53(b) claiming priority benefit of U.S. Ser. No. 12/010,195 filed Jan. 22, 2008, which claims earlier priority benefit to Korean Patent Application No. 10-2007-0074788 filed with the Korean Intellectual Property Office on Jul. 25, 2007, the disclosures of which are incorporated herein by reference.
  • BACKGROUND
  • 1. Field
  • The present invention relates to a printed circuit board manufacturing system and a manufacturing method thereof.
  • 2. Description of the Related Art
  • Miniaturization of electronic device is accomplished by miniaturization of electronic parts. Miniaturization of electronic parts does not mean minimized function. Electronic parts must have same functions in limited size. For this, researches for larger integrity have been accomplished.
  • For larger integrity, structure of printed circuit board is improved from single-layered to multi-layered. Multi-layered printed circuit board may be manufactured by forming a circuit pattern substrate and then forming another circuit pattern substrate on it. Multi-layered printed circuit board may require interconnections between circuits on each substrate layers.
  • This interconnection may be provided by pads and vias. Connections between pads and vias will be described referring to FIGS. 1 a and 1 b. FIGS. 1 a and 1 b are a front view and an enlarged cross-sectional view of printed circuit board according to prior art. In FIGS. 1 a and 1 b are illustrated an insulation plate 100, a fiducial mark 110, a pad 120 and a via 130.
  • Align distance between the pad 120 and the via 130 is notes as d. This align distance d is defined as distance between center of pad 120 and center of via 130. For large d, electronic connection between the pad 120 and the via 130 may not be guaranteed.
  • Guaranteeing the electronic connection between the pad 120 and the via 130 may require large-sized pad. This may be an obstruction for integration of circuitry on substrate, by limiting flexibility of substrate design.
  • FIGS. 2 a and 2 b are a front view of a substrate that undergoes shape compensation according to prior art. In FIGS. 2 a and 2 b are illustrated an insulation plate 200, 202, a fiducial mark 210, 212, a pad 220, 222.
  • Referring to FIG. 2 (a), the shape of the insulation plate 200 in design data is shown. Referring to FIG. 2 (b), the shape of the insulation plate 202 in manufactured result is overlapped on the shape of the insulation plate 200.
  • In this case, using the information of pad 220 in design data may not guarantee the electronic connection between via and pad.
  • There were some researches on linear scale compensation by measuring location of fiducial marks 210, 212 for improved via-pad conformity. Meanwhile, linear scale compensation on the information about limited numbers of fiducial marks can not deal with the complicated non-linear deformation of substrates that occurs during the manufacturing process.
  • SUMMARY
  • An aspect of the invention is to provide a printed circuit board manufacturing system and a manufacturing method thereof, providing improved process conformity by generating a control signal for via hole forming on a measured pad location information.
  • One aspect of the invention provides a method of manufacturing printed circuit board, comprising: providing a substrate that comprises a pad and an insulation layer covering the pad; acquiring an image of the substrate; acquiring location information of the pad by analyzing the image of the substrate; forming a via hole by removing a part of the insulation layer that corresponds the location information of the pad; and forming a via by filling the via hole with a conductive material.
  • Acquiring location information of the pad may comprises extracting a center coordinate of area that corresponds to the pad in the image of the substrate.
  • Forming the via hole comprises laser drilling process. Forming the via by laser drilling process may comprises generating a control signal for via hole forming based on the location information of the pad and applying laser to the part of the insulation layer that corresponds to the location information of the pad, considering the control signal.
  • Another aspect of the invention provides a printed circuit board manufacturing system, using a substrate that comprises a pad and an insulation layer covering the pad, comprising; an image sensor part for acquiring an image of the substrate, a control part for generating a control signal for via hole forming and a laser applying part for applying laser, considering the control signal, to the part of the insulation layer that corresponds to the location information of the pad.
  • Additional aspects and advantages of the present invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1 a and 1 b are a front view and an enlarged cross-sectional view of printed circuit board according to prior art.
  • FIGS. 2 a and 2 b are a front view of a substrate that undergoes shape compensation according to prior art.
  • FIG. 3 is a flowchart of printed circuit board manufacturing method according to a disclosed embodiment of the invention.
  • FIGS. 4 a, 4 b, 4 c and 4 d are a diagram of printed circuit board manufacturing method according to a disclosed embodiment of the invention.
  • FIG. 5 is a schematic illustration of printed circuit board manufacturing system according to a disclosed embodiment of the invention.
  • FIGS. 6 a, 6 b and 6 c are distribution illustrations of number of via holes to distance between real via hole and ideally conformed via hole according to prior art and a disclosed embodiment of the invention.
  • DESCRIPTION OF EMBODIMENTS
  • Embodiments of a printed circuit board manufacturing system and a manufacturing method thereof according to certain aspects of the invention will be described below in more detail with reference to the accompanying drawings. In the description with reference to the accompanying drawings, those components are rendered the same reference number that are the same or are in correspondence regardless of the figure number, and redundant explanations are omitted. Also, the basic principles will first be described before discussing the preferred embodiments of the invention.
  • Reference will now be made in detail to the embodiments of the present general inventive concept, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below in order to explain the present general inventive concept by referring to the figures.
  • FIG. 3 is a diagram of printed circuit board manufacturing method according to a disclosed embodiment of the invention. FIG. 4 is a flowchart of printed circuit board manufacturing method according to a disclosed embodiment of the invention. In FIG. 3 and FIG. 4, are illustrated a first insulation layer 400, a pad 402, a second insulation layer 404, a via hole 406, a via 408, an image sensor 410, a laser applying part 420, a laser source 422 and a galvanometer 424.
  • Providing substrate including pad S310 will be described, referring to FIG. 4 (a). The first insulation layer 400 may be composed of polymer resin (polyimide, epoxy and the likes). The pad 402 is a part of circuit pattern formed in the first insulation layer 400. The pad 402 may be connected electronically to other circuit patterns formed in the first insulation layer 400.
  • The circuit pattern comprising the pad 402 may be formed by subtractive process and additive process. The subtractive process is patterning process by removing unnecessary part of conductive material applied on an insulation layer. The additive process is patterning process by non-electrical plating method applied on an insulation layer. The semi-additive process is patterning process using electrical plating process and etching process after non-electrical plating. In addition, pre-formed circuit pattern may be buried to the first insulation layer. The pattern may be composed of metal material as Cu and may have Au coating or Sn coating on it.
  • The second insulation layer 404 is covering the pad 402. The second insulation layer 404 may be formed by applying insulation material on the first insulation layer 400 comprising the pad 402. The second insulation layer 404 may be composed of same materials that composing the first insulation layer 400.
  • Meanwhile, a printed circuit board made by present embodiment may be multi-layered and there may be another insulation layer, comprising circuit pattern, under the first insulation layer 400.
  • Acquiring image of substrate including pad S320 will be described referring FIG. 4 (b). the image of the substrate may be acquired by the image sensor 410 installed in front of the substrate.
  • For example, the image sensor 410 may be a CCD camera. Because that materials composing the first and the second insulation layer 400, 404 differ from materials composing the pad 402 in optical characteristics, the first and the second insulation layer 400, 404 may be distinguished from pad 402 in the image of the substrate. In addition, high transparency of the second insulation layer 404 for wavelength used by the image sensor 410 may provide relatively clear image.
  • The acquired image of the substrate may include information about circuit pattern including the pad 402. Then, defining an area about the pad 402, in the image of total circuit pattern image, may be required.
  • location information of the pad may be acquired by extracting center coordinate of the pad area, defined like this. For example, the center coordinate of the pad area may be extracted by converting the pad area to black and white image and calculating center of mass in the converted area.
  • In the step S320 the location of the pas 402 may be directly measured, not conjectured by scale compensation.
  • Meanwhile, a substrate may comprise a fiducial mark, and location information of the fiducial mark may be acquired from the image of the substrate. The location information of the fiducial mark may be an origin in the location information of the pad. Also, the location information of the fiducial mark may be an assistant information that identifies the align direction of the substrate.
  • Forming via hole by laser drilling S330 will be described referring FIG. 4 (c). The via hole 406 is formed by applying laser to the second insulation layer 404, using the laser applying part 420 comprising the laser source 422 and the galvanometer 424.
  • As mentioned above, information about laser applying point may be acquired by analyzing the image of the substrate from the image sensor 410. This step S330 may improve conformity between the pad 402 and the via hole 406 by forming the via hole 406, using the measured location information of the pad.
  • A CO2 laser, a YAG laser and excimer laser may be used as a laser source in the present embodiment. Also, a pulse laser may be utilized for the laser source stability.
  • Forming via by filling via hole with conductive material S340 will be described referring FIG. 4 (d). The via 408 may be formed by filling the via hole 406 with a conductive material.
  • The via 408 may be utilized to provide electrical connection to circuits on the substrate that will be formed in subsequent process and to form external electrode. In case that additional circuit pattern layer is formed on the substrate comprising the via 408, additional process forming a insulation layer covering the via 408 and process forming circuit pattern on the insulation layer may be required.
  • Conductive material filling process may be accomplished by electrical plating, screen printing and etc. the conductive material may be metal like Cu and Au, and conductive polymer. Conductive material comprising corrosion-resistive element like Ni may be utilized when the via 408 forms the external electrode.
  • FIG. 5 is a schematic illustration of printed circuit board manufacturing system according to a disclosed embodiment of the invention. In FIG. 5 are illustrated a substrate 500, a pad 502, a via hole 504, an image sensor part 510, a laser applying part 520, a control part 530 and a support part 540.
  • The image sensor part 510 acquires the image of the substrate including the pad and transfer the image to the control part. As mentioned above, the image sensor part 510 may be configured with a CCD camera.
  • Meanwhile, the wavelength utilized by the image sensor part may not be in visible light band. To distinguish the circuit pattern comprising the pad 502 form the insulation layer, infrared and x-ray band light may be applied to the substrate in image acquisition.
  • The control part 530 generates a control signal for via hole forming by analyzing the image from the image sensor part 510.
  • The location information of the pad 502 may be acquired by analyzing the image of the substrate. For this, the image processing mentioned above, referring to FIG. 3 and FIG. 4, may be accomplished.
  • The control signal for via hole forming may comprise a control signal for galvanometer angle control and a control signal for laser power control. Controlling the driving angle of the galvanometer, laser beam could be controlled. The laser power reduction, for outside of the via hole area, may prevent unnecessary removal of the insulation layer.
  • The laser applying part 520 may apply the laser to the substrate 500 according to the control signal for via hole forming from the control part 530. In this embodiment, the laser applying part 520 comprises the laser source 522 and the galvanometer 524.
  • The galvanometer 524 scans the laser in x-y directions on the substrate by controlling the angle of a reflection body coupled to a driving motor. The laser source generates laser beam that could remove the insulation layer of the substrate 500.
  • As mentioned above, the control signal for via hole forming comprises a control signal for angle control of the galvanometer 524 and a control signal for power control of the laser source 522.
  • Meanwhile, a laser applying part comprising a galvanometer is used in this embodiment and the configuration of optical system may be modified. For example, an optical system that moves a reflection body and a laser source in x-y plane may be configured.
  • Meanwhile, the printed circuit board manufacturing system 500 may comprise an image acquisition stage by the image sensor 510 and a laser process stage by the laser applying part 520. These two stages may handle different substrates simultaneously.
  • The support part 540 supports the substrate 500 during the processes. If necessary, the substrate 500 may be carried with the support part coupled.
  • FIG. 6 is distribution illustrations of number of via holes to distance between real via hole and ideally conformed via hole according to prior art and a disclosed embodiment of the invention. In FIG. 6 are illustrated a substrate 600, an ideally conformed via hole 602 and a real via hole 604.
  • The ideally conformed via hole 602 is a perfectly conformed via hole to a pad on the substrate. The center location of the ideally conformed via hole 602 matches perfectly with the center location of the pad on the substrate. The real via hole 604 may be separated from the ideally conformed via hole 602, by distance d2, due to the errors in process.
  • FIG. 6 (b) illustrates a distribution of number of the via holes to distance d2, according to prior art. FIG. 6 (c) illustrates a distribution of number of the via holes to distance d2, according to a embodiment of the present invention.
  • Referring to FIG. 6 (b), most via holes have separation distance larger than 10 micrometer. Meanwhile, Referring to FIG. 6 (c), the separation distance remains smaller than 10 micrometer. Like this, the conformity between a via and a pad may be improved by considering measured pad location information for via hole forming process.
  • Meanwhile, FIG. 6 (c) may be understood as an example, not limiting the benefit of the present invention.
  • According to certain embodiments of the invention as set forth above, the printed circuit board manufacturing system and a manufacturing method thereof may allow provides improved process conformity, even if the substrate has partial or nonlinear deformation, by considering the location information of the pad in the via hole forming. The improved conformity may allow more flexibility to substrate design and more integrity for circuitries on printed circuit board.
  • While the above description has pointed out novel features of the invention as applied to various embodiments, the skilled person will understand that various omissions, substitutions, and changes in the form and details of the device or process illustrated may be made without departing from the scope of the invention. Therefore, the scope of the invention is defined by the appended claims rather than by the foregoing description. All variations coming within the meaning and range of equivalency of the claims are embraced within their scope.

Claims (2)

  1. 1. A printed circuit board manufacturing system, using a substrate that comprises a pad and an insulation layer covering the pad, comprising:
    an image sensor part to acquire an image of the substrate;
    a control part to generate a control signal to form a via hole; and
    a laser applying part to apply a laser, considering the control signal, to a part of the insulation layer that corresponds to location information of the pad.
  2. 2. The printed circuit board manufacturing system of claim 1, wherein the control part extracts a center coordinate of an area that corresponds to the pad in the image of the substrate.
US12929260 2007-07-25 2011-01-11 Printed circuit board manufacturing system Abandoned US20110138616A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR20070074788A KR100882261B1 (en) 2007-07-25 2007-07-25 Manufacturing method and system of printed circuit board
KR10-2007-0074788 2007-07-25
US12010195 US8535547B2 (en) 2007-07-25 2008-01-22 Printed circuit board manufacturing system and manufacturing method thereof
US12929260 US20110138616A1 (en) 2007-07-25 2011-01-11 Printed circuit board manufacturing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12929260 US20110138616A1 (en) 2007-07-25 2011-01-11 Printed circuit board manufacturing system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12010195 Division US8535547B2 (en) 2007-07-25 2008-01-22 Printed circuit board manufacturing system and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20110138616A1 true true US20110138616A1 (en) 2011-06-16

Family

ID=40294327

Family Applications (2)

Application Number Title Priority Date Filing Date
US12010195 Expired - Fee Related US8535547B2 (en) 2007-07-25 2008-01-22 Printed circuit board manufacturing system and manufacturing method thereof
US12929260 Abandoned US20110138616A1 (en) 2007-07-25 2011-01-11 Printed circuit board manufacturing system

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12010195 Expired - Fee Related US8535547B2 (en) 2007-07-25 2008-01-22 Printed circuit board manufacturing system and manufacturing method thereof

Country Status (4)

Country Link
US (2) US8535547B2 (en)
JP (1) JP2009033092A (en)
KR (1) KR100882261B1 (en)
CN (1) CN101355852B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100975924B1 (en) 2008-07-22 2010-08-13 삼성전기주식회사 Manufacturing method of printed circuit board and manufacturing apparatus for the same
KR101038642B1 (en) * 2009-05-04 2011-06-02 에스티에스반도체통신 주식회사 Method for forming a through silicon via and equipment for the same
JP6333384B2 (en) * 2013-12-04 2018-05-30 マイクロルーション・インコーポレイテッドMicrolution Inc. A system for drilling a small hole, a method for drilling a hole, products for drilling, and a method of further drilling

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4711026A (en) * 1985-07-19 1987-12-08 Kollmorgen Technologies Corporation Method of making wires scribed circuit boards
US5347462A (en) * 1992-03-11 1994-09-13 Seikosha Co., Ltd. Method for machining printed circuit board
US5529441A (en) * 1994-02-28 1996-06-25 Cybernetics Products, Inc. Drill coordinate optimization for multi-layer printed circuit board
JPH1048835A (en) * 1996-08-06 1998-02-20 Ibiden Co Ltd Production device and production of print circuit board
US5943116A (en) * 1997-04-01 1999-08-24 Johns Hopkins University System for imaging an ocular fundus semi-automatically at high resolution and wide field
JPH11267868A (en) * 1997-12-29 1999-10-05 Shinozaki Seisakusho:Kk Method and device for laser processing
US6297458B1 (en) * 1999-04-14 2001-10-02 Dell Usa, L.P. Printed circuit board and method for evaluating the inner layer hole registration process capability of the printed circuit board manufacturing process
US20020050055A1 (en) * 2000-10-26 2002-05-02 Nitto Denko Corporation Boring method for circuit board
US20020109775A1 (en) * 2001-02-09 2002-08-15 Excellon Automation Co. Back-lighted fiducial recognition system and method of use
US20030130826A1 (en) * 2002-01-08 2003-07-10 International Business Machines Corporation Model for modifying drill data to predict hole locations in a panel structure
US6609297B1 (en) * 1997-12-11 2003-08-26 Ibiden Co., Ltd. Method of manufacturing multilayer printed wiring board
US20040081351A1 (en) * 2000-11-08 2004-04-29 Amnot Ganot Multi-layer printed circuit board fabrication system and method
WO2005015290A2 (en) * 2003-07-24 2005-02-17 Technovision Gmbh Gesellschaft Für Die Entwicklung Medizinischer Technologien Method and apparatus for online contact lens evaluation
US20050111206A1 (en) * 2003-11-20 2005-05-26 Borland William J. Method of making innerlayer panels and printed wiring boards using X-ray identification of fiducials
US20050187651A1 (en) * 2004-02-20 2005-08-25 Fumiaki Kimura Numerically controlled laser machining apparatus
US20050263498A1 (en) * 1996-11-20 2005-12-01 Ibiden Co., Ltd. Ceramic heater
JP2006080216A (en) * 2004-09-08 2006-03-23 Hitachi Via Mechanics Ltd Quality evaluation method and testing apparatus of substrate
US20060181218A1 (en) * 2005-02-16 2006-08-17 Samsung Electronics Co., Ltd. Display apparatus and method of manufacturing the same
US7171251B2 (en) * 2000-02-01 2007-01-30 Spo Medical Equipment Ltd. Physiological stress detector device and system
US20070084823A1 (en) * 2004-09-10 2007-04-19 Hung-En Hsu Method of manufacturing double-sided printed circuit board
US20080093560A1 (en) * 2002-10-25 2008-04-24 Kimmo Puhakka Circuit Substrate and Method
US20090025966A1 (en) * 2005-04-19 2009-01-29 Kanji Shimoosako Fiber-resin composite, laminate, printed wiring board, and method for manufacturing printed wiring board

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0428291A (en) * 1990-05-23 1992-01-30 Hitachi Chem Co Ltd Test pattern of printed wiring board
KR20010005137A (en) * 1999-06-30 2001-01-15 이형도 Method of manufacturing multi-layer printed circuit board
JP4471244B2 (en) * 1999-12-02 2010-06-02 イビデン株式会社 Method of manufacturing an electronic component-embedded printed circuit board and a hole drilled device
JP2001274076A (en) * 2000-03-28 2001-10-05 Toshiba Corp Method of detecting mark, exposure method and method of inspecting pattern
FR2830683A1 (en) 2001-10-10 2003-04-11 St Microelectronics Sa Integrated circuit with inductance comprises spiral channel in which metal deposit forms inductance winding
JP2003340587A (en) 2002-05-24 2003-12-02 Hitachi Via Mechanics Ltd Laser beam processing machine
JP4190269B2 (en) * 2002-07-09 2008-12-03 新光電気工業株式会社 Device-embedded board fabrication method and apparatus
KR100557140B1 (en) * 2003-09-16 2006-03-03 삼성전자주식회사 Connector and image sensor module using the same
WO2006093054A1 (en) 2005-03-01 2006-09-08 Matsushita Electric Industrial Co., Ltd. Hologram recording medium and hologram recording/reproduction device
JP4646661B2 (en) 2005-03-18 2011-03-09 株式会社リコー Printed circuit board printing method and mounting method, and program
KR100704915B1 (en) * 2005-09-15 2007-04-09 삼성전기주식회사 Printed circuit board having fine pattern and manufacturing method thereof

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4711026A (en) * 1985-07-19 1987-12-08 Kollmorgen Technologies Corporation Method of making wires scribed circuit boards
US5347462A (en) * 1992-03-11 1994-09-13 Seikosha Co., Ltd. Method for machining printed circuit board
US5529441A (en) * 1994-02-28 1996-06-25 Cybernetics Products, Inc. Drill coordinate optimization for multi-layer printed circuit board
JPH1048835A (en) * 1996-08-06 1998-02-20 Ibiden Co Ltd Production device and production of print circuit board
US20050263498A1 (en) * 1996-11-20 2005-12-01 Ibiden Co., Ltd. Ceramic heater
US5943116A (en) * 1997-04-01 1999-08-24 Johns Hopkins University System for imaging an ocular fundus semi-automatically at high resolution and wide field
US6609297B1 (en) * 1997-12-11 2003-08-26 Ibiden Co., Ltd. Method of manufacturing multilayer printed wiring board
JPH11267868A (en) * 1997-12-29 1999-10-05 Shinozaki Seisakusho:Kk Method and device for laser processing
US6297458B1 (en) * 1999-04-14 2001-10-02 Dell Usa, L.P. Printed circuit board and method for evaluating the inner layer hole registration process capability of the printed circuit board manufacturing process
US7171251B2 (en) * 2000-02-01 2007-01-30 Spo Medical Equipment Ltd. Physiological stress detector device and system
US20020050055A1 (en) * 2000-10-26 2002-05-02 Nitto Denko Corporation Boring method for circuit board
US20040081351A1 (en) * 2000-11-08 2004-04-29 Amnot Ganot Multi-layer printed circuit board fabrication system and method
US20020109775A1 (en) * 2001-02-09 2002-08-15 Excellon Automation Co. Back-lighted fiducial recognition system and method of use
US20030130826A1 (en) * 2002-01-08 2003-07-10 International Business Machines Corporation Model for modifying drill data to predict hole locations in a panel structure
US20080093560A1 (en) * 2002-10-25 2008-04-24 Kimmo Puhakka Circuit Substrate and Method
WO2005015290A2 (en) * 2003-07-24 2005-02-17 Technovision Gmbh Gesellschaft Für Die Entwicklung Medizinischer Technologien Method and apparatus for online contact lens evaluation
US20050111206A1 (en) * 2003-11-20 2005-05-26 Borland William J. Method of making innerlayer panels and printed wiring boards using X-ray identification of fiducials
US20050187651A1 (en) * 2004-02-20 2005-08-25 Fumiaki Kimura Numerically controlled laser machining apparatus
JP2006080216A (en) * 2004-09-08 2006-03-23 Hitachi Via Mechanics Ltd Quality evaluation method and testing apparatus of substrate
US20070084823A1 (en) * 2004-09-10 2007-04-19 Hung-En Hsu Method of manufacturing double-sided printed circuit board
US7524429B2 (en) * 2004-09-10 2009-04-28 Nan Ya Printed Circuit Board Corporation Method of manufacturing double-sided printed circuit board
US20060181218A1 (en) * 2005-02-16 2006-08-17 Samsung Electronics Co., Ltd. Display apparatus and method of manufacturing the same
US20090025966A1 (en) * 2005-04-19 2009-01-29 Kanji Shimoosako Fiber-resin composite, laminate, printed wiring board, and method for manufacturing printed wiring board

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
machine translation of Japan Patent No. 10-48,435, 11/2011 *
machine translation of Japan Patent No. 11-267,868, 11/2011. *
machine translation of Japan Patent No. 2006-80,216, 11/2011. *

Also Published As

Publication number Publication date Type
KR100882261B1 (en) 2009-02-06 grant
US20090026169A1 (en) 2009-01-29 application
CN101355852A (en) 2009-01-28 application
KR20090011333A (en) 2009-02-02 application
US8535547B2 (en) 2013-09-17 grant
CN101355852B (en) 2012-07-25 grant
JP2009033092A (en) 2009-02-12 application

Similar Documents

Publication Publication Date Title
US5450290A (en) Printed circuit board with aligned connections and method of making same
US6323439B1 (en) Metal core multilayer resin wiring board with thin portion and method for manufacturing the same
US6468891B2 (en) Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods
US20010026638A1 (en) Positioning apparatus used in a process for producing multi-layered printed circuit board and method of using the same
US5316787A (en) Method for manufacturing electrically isolated polyimide coated vias in a flexible substrate
US6872321B2 (en) Direct positive image photo-resist transfer of substrate design
US6237218B1 (en) Method and apparatus for manufacturing multilayered wiring board and multi-layered wiring board
US4720915A (en) Printed circuit board and process for its manufacture
EP0114211A2 (en) Multi-layer flexible film module
US4897326A (en) Process to manufacture printed circuit boards
US6165658A (en) Nonlinear image distortion correction in printed circuit board manufacturing
US20050213806A1 (en) System and method for manufacturing printed circuit boards employing non-uniformly modified images
US20030159852A1 (en) Multilayer wiring board, manufacturing method therefor and test apparatus thereof
US5768107A (en) Electric circuit substrate having a multilayer alignment mark structure
US6080668A (en) Sequential build-up organic chip carrier and method of manufacture
US7684660B2 (en) Methods and apparatus to mount a waveguide to a substrate
US6475877B1 (en) Method for aligning die to interconnect metal on flex substrate
US5048178A (en) Alignment--registration tool for fabricating multi-layer electronic packages
US20070126112A1 (en) Metal core, package board, and fabricating method thereof
US20080052905A1 (en) Fabricating method for printed circuit board
US6115910A (en) Misregistration fidutial
US20020118350A1 (en) Method and apparatus for registration control in production by imaging
US4672209A (en) Component alignment method
US20060060960A1 (en) Printed circuit board having chip package mounted theron and method of fabricating same
US6909183B2 (en) Substrate for an electric component and method for the production thereof