US20110038438A1  Apparatus and method for transporting/receiving data in a cdma mobile communication system  Google Patents
Apparatus and method for transporting/receiving data in a cdma mobile communication system Download PDFInfo
 Publication number
 US20110038438A1 US20110038438A1 US12/862,466 US86246610A US2011038438A1 US 20110038438 A1 US20110038438 A1 US 20110038438A1 US 86246610 A US86246610 A US 86246610A US 2011038438 A1 US2011038438 A1 US 2011038438A1
 Authority
 US
 United States
 Prior art keywords
 bits
 th
 bit
 th bit
 interleaving
 Prior art date
 Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
 Granted
Links
Images
Classifications

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L1/00—Arrangements for detecting or preventing errors in the information received
 H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
 H04L1/0056—Systems characterized by the type of code used
 H04L1/0064—Concatenated codes
 H04L1/0066—Parallel concatenated codes

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L1/00—Arrangements for detecting or preventing errors in the information received
 H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
 H04L1/0056—Systems characterized by the type of code used
 H04L1/0067—Rate matching
 H04L1/0068—Rate matching by puncturing

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L1/00—Arrangements for detecting or preventing errors in the information received
 H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
 H04L1/0056—Systems characterized by the type of code used
 H04L1/007—Unequal error protection

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L1/00—Arrangements for detecting or preventing errors in the information received
 H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
 H04L1/0056—Systems characterized by the type of code used
 H04L1/0071—Use of interleaving

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L1/00—Arrangements for detecting or preventing errors in the information received
 H04L1/08—Arrangements for detecting or preventing errors in the information received by repeating transmission, e.g. Verdan system

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L27/00—Modulatedcarrier systems
 H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
 H04L27/34—Amplitude and phasemodulated carrier systems, e.g. quadratureamplitude modulated carrier systems
 H04L27/3488—Multiresolution systems

 H—ELECTRICITY
 H04—ELECTRIC COMMUNICATION TECHNIQUE
 H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
 H04L1/00—Arrangements for detecting or preventing errors in the information received
 H04L2001/0098—Unequal error protection
Abstract
A data transportation/reception apparatus and method in a mobile communication system. The data transportation apparatus and method divides transport data bits into bits having higher priority and bits having lower priority, maps the bits having higher priority to bit positions having higher reliability, and maps the bits having lower priority to bit positions having lower reliability. The data reception apparatus and method demodulates received modulated symbols, divides the demodulated coded bits into two coded bit groups according to priority, deinterleaving the coded bit groups using different deinterleavers, and decodes the deinterleaved coded bits.
Description
 This application is a Continuation Application of U.S. Pat. No. 7,782,973, which was filed in the U.S. Patent and Trademark Office on Apr. 2, 2002, and claims priority to an application filed in the Korean Industrial Property Office on Apr. 4, 2001, which was assigned Serial No. 200117925, the contents of both of which are hereby incorporated by reference.
 1. Field of the Invention
 The present invention relates generally to an apparatus and method for transporting/receiving data in a CDMA (Code Division Multiple Access) mobile communication system, and in particular, to a data transportation/reception apparatus and method for improving reliability of transport data bits.
 2. Description of the Related Art
 In a communication system, it is actually impossible to receive a transported signal without any distortions or noises. In particular, when the signal is transported/received over a wireless network, the effects of the distortions or noises are more serious as compared with when the signal is transported/received over a wired network.
 Therefore, many efforts have been made to minimize the effects of the distortions or noises. An error control coding technique has been proposed as a typical method of minimizing the effects of the distortions or noises. Codes used for the error control coding technique are classified into a memoryless code and a memory code. For example, the memoryless code includes a linear block code, while the memory code includes a convolutional code and a turbo code. A device for generating such codes is called a “channel encoder”, and its outputs can be divided into systematic bits and parity bits based on the error control coding technique. The turbo code is a code typically used for the error control coding technique that separates its outputs into the systematic bits and the parity bits. In addition to the turbo code, there exists a systematic convolutional code of the convolutional code, as a code used for the error control coding technique.
 Herein, the “systematic bits” mean an actual transport signal, while the “parity bits” mean a supplemental signal added to correct a possible error that occurred during transportation in a decoding process. However, even though a signal is subjected to the error control coding, if a burst error occurs in the systematic bits or the parity bits, it is not easy to correct the burst error. Such a phenomenon frequently occurs while the signal passes through a fading channel, and an “interleaving” technique is typically used to prevent this phenomenon. The interleaving technique disperses a damaged part in several places rather than concentrating it on a single place, thereby complementing the error control coding technique.
 Such interleaved signal is subject to mapping in a symbol unit in a digital modulator. The number of bits included in one symbol increases with the order of the modulator. Particularly, in the case of highorder modulation of over 16QAM (16ary Quadrature Amplitude Modulation), one symbol includes information of over 4 bits, and the bits can be classified according to reliability. Here, the “reliability” can be represented by a probability that the bit values will be changed during transportation. For example, when one 16QAMmodulated symbol is subject to mapping on coordinates, information of leading two bits in the symbol has higher reliability since the leading two bits determine a quadrant of the coordinates, to which the symbol is to be mapped. This means that there is a lower probability that the information of the leading two bits will be changed during transportation. However, information of the remaining two bits in the symbol has lower reliability, since the remaining two bits determine one of the four regions obtained by dividing the determined quadrant. This means that there is a higher probability that the information of the remaining two bits will be changed during transportation. That is, of at least 3 bits included in one symbol, the bits determining a wider region have higher reliability and the bits determining a narrower region have lower reliability.
 A transmitter of a common HSDPA (HighSpeed Downlink Packet Access) radio communication system is comprised of a channel encoder, an interleaver and a modulator, as illustrated in
FIG. 1 .  Referring to
FIG. 1 , a tail bit generator 110 receives N transport blocks and adds associated tail bits to the respective transport blocks. A channel encoder 112 encodes the N tail bitadded transport blocks from the tail bit generator 110 and outputs coded symbols. The channel encoder 112 has at least one coding rate in order to encode the N transport blocks. The coding rate may be ½ or ¾. When the channel encoder 112 supports a plurality of coding rates through symbol puncturing or symbol repetition using a ⅙ or ⅕ mother encoder, an operation of selecting a coding rate from the available coding rates is required. InFIG. 1 , the channel encoder 112 determines (selects) the coding rate under the control of a controller 120.  A rate matcher 114 ratematches the coded symbols from the channel encoder 112. The rate matching is performed by repeating or puncturing the coded symbols, when a transport channel is subject to multiplexing or when the number of the output symbols of the channel encoder 112 is not identical to the number of symbols transported over a radio channel. An interleaver 116 interleaves the ratematched coded symbols from the rate matcher 114. The interleaving is performed to minimize a possible data loss during transportation. An Mary modulator 118 modulates the interleaved coded symbols by QPSK (Quadrature Phase Shift Keying), 8PSK (8ary Phase Shift Keying), 16QAM or 64QAM modulation. The controller 120 controls an operation of the channel encoder (or turbo encoder) 112 and a modulation mode of the modulator 118 according to a current state of the radio channel. The HSDPA radio communication system uses AMCS (Adaptive Modulation and Coding Scheme) for the controller 120 in order to select the modulation modes (QPSK, 8PSK, 16QAM and 64QAM) according to the radio environment. Though not illustrated in the drawing, the CDMA mobile communication system spreads transport data using a Walsh code W and an orthogonal code PN, so that a corresponding mobile terminal (or UE (User Equipment)) can identify a channel and a base station (or Node B) transporting the data.
 The structure of the transmitter has been described on the assumption that coded symbols are not divided into the systematic bits and the parity bits. However, the coded symbols output from the channel encoder 112 of the transmitter can be divided into the systematic bits and the parity bits. Of course, the systematic bits and the parity bits output from the channel encoder 112 have different priorities. Namely, in the case where errors occur in the transport data at a given rate, it is possible to perform relatively correct decoding when the errors occur in the parity bits rather than in the systematic bits. The reason is, as stated above, because the systematic bits are actual data bits while the parity bits are supplemental bits added to correct errors occurred during transportation in a decoding process.
 However, the interleaver 116 of the conventional transmitter in the communication system performs interleaving regardless of the priorities of the systematic bits and the parity bits. That is, the conventional transmitter performs symbol mapping irrespective of the systematic bits and the parity bits.
 Hence, the conventional radio communication system has a high error occurrence probability regardless of the priorities of the systematic bits and the parity bits, when transporting data over the wireless network. Accordingly, there is a need for a technique capable of reducing a probability that errors will occur in the systematic bits having higher priority than the parity bits, thereby improving system performance.
 It is, therefore, an object of the present invention to provide a data transportation/reception apparatus and method for improving performance of a radio communication system.
 It is another object of the present invention to provide a data transportation/reception apparatus and method having higher reliability in a radio communication system.
 It is further another object of the present invention to provide a data transportation/reception apparatus and method for receiving bits having higher priority at a receiver having a higher reception probability in a radio communication system.
 It is yet another object of the present invention to provide a data transportation/reception apparatus and method for mapping data bits to symbol bit positions having different reliabilities according to priorities of transport data bits.
 It is still another object of the present invention to provide a data reception apparatus and method for receiving data bits mapped to symbol bit positions having different reliabilities according to priorities of transport data bits.
 It is still another object of the present invention to provide a data transportation apparatus and method for mapping data bits having higher priority to symbol bit positions having higher reliability, and mapping data bits having lower priority to symbol bit positions having lower reliability.
 It is still another object of the present invention to provide a data transportation apparatus and method for mapping systematic bits to symbol bit positions having higher reliability and parity bits to symbol bit positions having lower reliability.
 To achieve the above and other objects, the present invention provides a method for transmitting data in a mobile communication system. The method includes encoding a data bit stream by an encoder; inputting kth bits and k+1th bits of the encoded data bit stream to a first interleave unit; inputting k+2th bits and k+3th bits of the encoded data bit stream to a second interleave unit; interleaving the kth bits and the k+1th bits by the first interleave unit; interleaving the k+2th bits and the k+3th bits by the second interleave unit; generating a modulation symbol with an nth bit and an n+1th bit obtained from the first interleave unit, and an n+2th bit and an n+3th bit obtained from the second interleave unit, using a highorder modulation scheme. k is m mod 4, and m is index of each of the bits configured the encoded data bit stream, and the nth bit and the n+1th bit are output as result bits of interleaving the kth bits and the k+1th bits, and the n+2th bit and the n+3th bit are output in order as result bits of interleaving the k+2th bits and k+3th bits.
 Further, the present invention provides an apparatus for transmitting data in a mobile communication system. The apparatus includes an encoder for encoding a data bit stream by an encoder; a first interleave unit for inputting kth bits and k+1th bits output from the encoder, and interleaving the kth bits and the k+1th bits; a second interleave unit for inputting k+2th bits and k+3th bits output from the encoder, and interleaving the k+2th bits and the k+3th bits; and a modulator for generating a modulation symbol with an nth bit and an n+1th bit obtained from the first interleave unit, and an n+2th bit and an n+3th bit obtained from the second interleave unit, using a highorder modulation scheme. k is m mod 4, and m is an index each of the bits configured in the encoded data bit stream, and the nth bit and the n+1th bit are output as result bits of interleaving the kth bits and the k+1th bits, and the n+2th bit and n+3th bit are output as result bits of interleaving the k+2th bits and the k+3th bits.
 Further, the present invention provides a method for receiving data in a mobile communication system. The method includes obtaining an nth bit, an n+1th bit, an n+2th bit, and an n+3th bit from each modulation symbol based on a highorder modulation scheme; inputting the nth bit and the n+1th bit to a first deinterleave unit; inputting the n+2th bit and the n+3th bit to a second deinterleave unit; deinterleaving the nth bit and the n+1th bit by the first deinterleave unit; deinterleaving the n+2th bit and the n+3th bit by the second deinterleave unit; decoding a kth bit and a k+1th bit output from the first deinterleave unit; and decoding a k+2th bit and a k+3th bit output from the second deinterleave unit. n is an index each modulation symbol, and the kth bit and the k+1th bit are output as result bits of deinterleaving the nth bit and n+1th bit, and the k+2th bit and the k+3th bit are output as result bits of deinterleaving the n+2th bit and the n+3th bit.
 Further, the present invention provides an apparatus for receiving data in a mobile communication system. The apparatus includes a demodulator for obtaining an nth bit, an n+1th bit, an n+2th bit, and an n+3th bit from each modulation symbol based on a highorder modulation scheme; a first deinterleave unit for inputting the nth bit and the n+1th bit from the demodulator, and deinterleaving the nth bit and the n+1th bit; a second deinterleave unit for inputting the n+2th bit and the n+3th bit from the demodulator, and deinterleaving the n+2th bit and the n+3th bit; and a decoder for decoding a kth bit and a k+1th bit output from the first deinterleave unit, and decoding a k+2th bit and k+3th bit output from the second deinterleave unit. n is an index of each modulation symbol, and the kth bit and the k+1th bit are output as result bits of deinterleaving the nth bit and the n+1th bit, and the k+2th bit and the k+3th bit are output as result bits of deinterleaving the n+2th bit and the n+3th bit.
 The above and other objects, features, and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings in which:

FIG. 1 illustrates a structure of a conventional transmitter in a CDMA communication system; 
FIG. 2 illustrates a structure of a transmitter in a CDMA mobile communication system according to a first embodiment of the present invention; 
FIG. 3 illustrates a structure of a receiver according to a first embodiment of the present invention; 
FIG. 4 illustrates a structure of a transmitter in a CDMA mobile communication system according to a second embodiment of the present invention; 
FIG. 5 illustrates a structure of a transmitter in a CDMA mobile communication system according to a third embodiment of the present invention; 
FIG. 6 illustrates an output format of the P/S converter in the transmitter according to an embodiment of the present invention; 
FIG. 7 illustrates simulation results obtained when the simulation is performed using 64QAM modulation according to an embodiment of the present invention; and 
FIG. 8 illustrates simulation results obtained when the simulation is performed using 16QAM modulation according to an embodiment of the present invention.  Various embodiments of the present invention will be described herein below with reference to the accompanying drawings. In the following description, wellknown functions or constructions are not described in detail since they would obscure the invention in unnecessary detail.
 In the following description, it will be assumed that the channel encoder supports a coding rate of ½ and ¾, and the modulator supports QPSK, 8PSK, 16QAM and 64QAM. Shown in Table 1 are available encoding operations according to an embodiment of the present invention, when the assumption stated above is applied.

TABLE 1 Coding Rate Modulation Mode 1/2 QPSK 8 PSK 16 QAM 64 QAM 3/4 QPSK 8 PSK 16 QAM 64 QAM  At the ½ coding rate (symmetric coding rate), the channel encoder outputs 2 bits by receiving one input bit. One of the 2 output bits is an actual data bit, a systematic bit, while the remaining one bit is a parity bit for detecting and compensating for an error. However, at the ¾ coding rate (asymmetric coding rate), the channel encoder outputs 4 bits by receiving 3 input bits. The 4 output bits are divided into 3 systematic bits and one parity bit.
 A symbol pattern based on the 16QAM can be expressed as [H, H, L, L], and a symbol pattern based on the 64QAM can be expressed as [H, H, M, M, L, L]. In the symbol patterns, “H” represents a bit position having High reliability, “L” represents a bit position having Low reliability, and “M” represents a bit position having Medium reliability. The present invention aims at mapping the bits having relatively higher priority (e.g., systematic bits and tail bits) to the bit positions having higher reliability, and mapping the bits having relative lower priority (e.g., parity bits and tail parity bits) to the bit positions having lower reliability, in performing symbol mapping on the coded bits according to a predetermined symbol pattern.
 Now, reference will be made to symbol mapping methods based on the ½ and ¾ coding rates and the 16QAM and 64QAM modulations according to an embodiment of the present invention.
 First, when using the ½ coding rate and the 16QAM modulation, the transmitter maps 2 systematic bits to the 2 Hbit positions in the symbol pattern, and maps 2 parity bits to the 2 Lbit positions in the symbol pattern. In this case, it is preferable to use an interleaver with a fixed length.
 Second, when using the ¾ coding rate and the 16QAM modulation, the transmitter can use either an interleaver with a fixed length or an interleaver with a variable length. When the interleaver with a fixed length is used, the interleaver for interleaving systematic bits is identical in length to the interleaver for interleaving parity bits. However, when the interleaver with a variable length is used, the interleaver for interleaving systematic bits may not be identical in length to the interleaver for interleaving parity bits.
 When using the interleaver with a fixed length, the transmitter maps the first 2 systematic bits to the 2 Hbit positions in the symbol pattern after interleaving, and maps the remaining 1 systematic bit and 1 parity bit to the 2 Lbit positions in the symbol pattern after interleaving. Therefore, when the interleaver has a fixed length, a separate structure for matching the numbers of input bits to the respective interleavers is required. Although the description has been made of an example where the coded bits are subject to interleaving in a unit of 2 bits, this may be varied depending on a length of the interleaver. That is, although the present invention will be described with reference to an example where the coded bits are subjected to interleaving in a unit of 2 bits, it would be obvious to those skilled in the art that the coded bits may be subjected to interleaving in units of 4 or 8 bits.
 However, when using the interleaver with a variable length, the transmitter varies a length of the interleaver according to the number of the systematic bits and the number of the parity bits. That is, the transmitter interleaves 3 systematic bits and maps them to the 2 Hbit positions and the 1Hbit position in the symbol pattern. Further, the transmitter maps 1 parity bit to the remaining 1 Lbit position in the symbol pattern. Although the description has been made of an example where the 2 systematic bits and the 1 parity bit are subject to interleaving, the number of the bits subjected to interleaving may be varied depending on a length of the interleaver. That is, when a length of the interleaver is 8, the coded bits may be subject to interleaving in a unit of 8 bits.
 Third, when using the ½ coding rate and the 64 QAM modulation, the transmitter maps 2 systematic bits to the 2 Hbit positions in the symbol pattern, and maps the remaining 1 systematic bit to the 1 Mbit position in the symbol pattern. Further, the transmitter maps 2 parity bits to the 2 Lbit positions in the symbol pattern and maps the remaining 1 parity bit to the remaining 1 Mbit position in the symbol pattern. In this case, it is preferable to use an interleaver with a fixed length.
 Fourth, when using the ¾ coding rate and the 64QAM modulation, the transmitter may use either an interleaver with a fixed length or an interleaver with a variable length. When using the interleaver with a fixed length, transmitter determines a ratio of the systematic bits to the parity bits such that as many systematic bits as possible may be mapped to the bit positions having higher reliability in the symbol pattern.

FIG. 2 illustrates a structure of a transmitter in a CDMA mobile communication system according to a first embodiment of the present invention. Referring toFIG. 2 , a channel encoder 210 receives transport data and encodes the received transport data using a predetermined code. The predetermined code refers to a code for outputting transport bits and error control bits of the transport bits, obtained by encoding the received data. For example, the transport bits are systematic bits (S), and the error control bits are parity bits (P). The predetermined code includes a turbo code and a systematic convolutional code, as mentioned above.  A distributor 212 receives the systematic bits and the parity bits from the channel encoder 210, and distributes the systematic bits and the parity bits to a plurality of interleavers. For example, when there exist two interleavers 214 and 216, the distributor 212 distributes the systematic bits and the parity bits into two bit groups having the same number of bits. For example, when the ¾ coding rate and the 16QAM modulation are used, the distributor 212 distributes the 2 S bits to the first interleaver 214, and distributes the remaining 1 S bit and the 1 P bit to the second interleaver 216. As a result, one of two bit groups (or bit streams) is provided to the first interleaver 214, while the other bit group is provided to the second interleaver 216. However, when the transmitter uses a systematic coding rate such as ½ coding rate, the distributor 212 is not essential in the first embodiment. The reason is because when the ½ symmetric coding rate is used, the number of systematic bits is identical to the number of parity bits, and thus the systematic bits are provided to the first interleaver 214 and the parity bits are provided to the second interleaver 216. The distributor 212 is also not essential even when the first and second interleavers 214 and 216 support a variable length, although they use an asymmetric coding rate such as ¾ coding rate. That is, the distributor 212 is essential only when the first and second interleavers 214 and 216 support the asymmetric coding rate and the fixed length.
 The first and second interleavers 214 and 216 receive the coded bits from the distributor 212 or the channel encoder 210, and interleave the received coded bits. The coded bits may be the systematic bits, the parity bits, or a mixture of the systematic bits and the parity bits. When the received coded bits are the mixed bits of the systematic bits and the parity bits, the distributor 212 is essential. In this case, an interleaver receiving the mixture of the systematic bits and the parity bits rearrange the coded bits such that the systematic bits having higher priority always exist in specific positions, before interleaving. This assists the receiver in performing a decoding operation, and the specific positions of the systematic bits are previously notified to the receiver by the transmitter.
 The sum of a length of the first interleaver 214 and a length of the second interleaver 216 are a value that can be divided by 2 (for QPSK), 3 (for 8PSK), 4 (for 16QAM) and 6 (for 64QAM). As an example of this condition, when the total length L_{tot }of the interleavers is 144 bits, the following condition is satisfied.

L _{tot} =L _{sys} +L _{par}=144 (1)  In Equation (1), L_{sys }represents a length of the first interleaver and L_{par }represents a length of the second interleaver.
 A paralleltoserial (P/S) converter 218 receives in parallel the interleaved coded bits output from the first interleaver 214 and the interleaved coded bits output from the second interleaver 216, and outputs the received coded bits in series. For example, when the coded bits having the higher priority are interleaved by the first interleaver 214 and the coded bits having the lower priority are interleaved by the second interleaver 216, the P/S converter 218 first outputs the coded bits received from the first interleaver 214 and then outputs the coded bits received from the second interleaver 216. This is to map the systematic bits having the higher priority to the bit positions having the higher reliability in a succeeding modulation process. An output format of the P/S converter 218 is illustrated in
FIG. 6 . InFIG. 6 , “H Parts” represent the bits having higher priority, while “L Parts” represent the bits having lower priority. The H parts and the L parts are symmetrical for the interleaver with a fixed length, and asymmetrical for the interleaver with a variable length.  A modulator 220 symbolmaps the coded bits from the P/S converter 218 according to a predetermined symbol pattern, and transports the symbolmapped coded bits to the receiver. For example, when the modulator 220 uses the 16QAM modulation, the coded bits are subject to symbol mapping according to the symbol pattern [H, H, L, L]. However, when the modulator 220 uses the 64QAM modulation, the coded bits are subject to symbol mapping according to the symbol pattern [H, H, M, M, L, L].
 Though not illustrated in
FIG. 2 , a transmitter in the CDMA mobile communication system may further include a rate matcher for performing rate matching by repeating and puncturing the coded bits from the channel encoder 210. 
FIG. 3 illustrates a structure of a receiver according to a first embodiment of the present invention. The receiver corresponds to the transmitter ofFIG. 2 . Referring toFIG. 3 , a demodulator 310 receives data transported from the transmitter, and demodulates the received data according to a demodulation mode corresponding to the modulation mode used by the modulator 220 of the transmitter.  A serialtoparallel (S/P) converter 312 receives in series the demodulated coded bits from the demodulator 310, and outputs in parallel the received coded bits by switching For example, when the modulator 220 in the transmitter uses the 16QAM modulation, the S/P converter 312 outputs first 2 bits to a first deinterleaver 314 and the next 2 bits to a second deinterleaver 316, by switching the coded bits in a 2bit unit. When the modulator 220 in the transmitter uses the 64QAM modulation, the S/P converter 312 outputs first 3 bits to the first deinterleaver 314 and the next 3 bits to the second deinterleaver 316, by switching the coded bits in a 3bit unit. However, when the transmitter uses an asymmetric coding rate and interleavers having a variable length, the S/P converter 312 recognizes the variable length based on previously received information. In this manner, the S/P converter 312 outputs as many coded bits as a length of the first interleaver 214 in the transmitter to the first deinterleaver 314, and outputs as many coded bits as a length of the second interleaver 216 in the transmitter to the second deinterleaver 316.
 The first and second deinterleavers 314 and 316 deinterleave the coded bits provided from the S/P converter 312. Operations of the first and second deinterleavers 314 and 316 correspond to operations of the first and second interleavers 214 and 216 in the transmitter. That is, since the first and second deinterleavers 314 and 316 (based on a prior storage and/or exchange of information) recognize the interleaving patterns performed by the first and second interleavers 214 and 216 of the transmitter, the same interleaving pattern is prearranged for the transmitter and the receiver. For example, the transmitter may previously inform the receiver of the interleaving pattern information as system information before call setup.
 A classifier 318 classifies the deinterleaved coded bits provided from the first and second deinterleavers 314 and 316. The coded bits may be systematic bits, parity bits or a mixture of the systematic bits and the parity bits. When the coded bits are the mixed bits of the systematic bits and the parity bits, the classifier 318 is an essential element. In this case, among the coded bits output from a deinterleaver for deinterleaving the mixed bits of the systematic bits and the parity bits, the systematic bits having higher priority will always exist in specific positions. By prior arrangement, the transmitter and the receiver will agree on the positions of the systematic bits, analogous to the interleaving pattern information. For example, the transmitter may previously inform the receiver of the systematic bit position information as system information. For example, when the coded bits having higher priority are deinterleaved by the first deinterleaver 314 and the coded bits having lower priority are deinterleaved by the second deinterleaver 316, the classifier 318 may first output the deinterleaved coded bits from the first deinterleaver 314 and then output the deinterleaved coded bits from the second deinterleaver 316. However, the classifier 318 is not an essential element when the transmitter uses the symmetric coding rate such as ½ coding rate.
 A channel decoder 320 receives the coded bits from the classifier 318 or the coded bits from the first and second deinterleavers 314 and 316, and decodes the received coded bits according to a predetermined decoding method, thereby outputting desired decoded bits. For the predetermined decoding method, a method for receiving systematic bits and parity bits and then decoding the systematic bits is used, and the decoding method is determined based on the encoding method of the transmitter.
 Operations of the first embodiment of the present invention will be described in detail herein below with reference to
FIGS. 2 and 3 .  First, operations of the transmitter will be described in detail with reference to
FIG. 2 . Operations of the transmitter according to the first embodiment of the present invention can be divided into three operations depending on the coding rate and whether the transmitter uses interleavers with a fixed length or interleavers with a variable length. The three operations include (1) a first operation where the transmitter uses the symmetric coding rate, (2) a second operation where the transmitter uses the asymmetric coding rate and the interleavers with a fixed length, and (3) a third operation where the transmitter uses the asymmetric coding rate and the interleavers with a variable length. A detailed description of the three operations according to the first embodiment of the present invention will be given below.  First Operation (Transmitter)
 An operation of the transmitter using the symmetric coding rate will be described in detail below. Transport data is provided to the channel encoder 210 where it is encoded by a specific code. That is, the channel encoder 210 outputs systematic bits (S bits), which are actual transport data, and parity bits (P bits) for error controlling of the transport data, through encoding. For example, when the channel encoder 210 uses the symmetric coding rate such as ½ coding rate, it outputs the S bits and the P bits in the same ratio. The S bits provided from the channel encoder 210 are provided to the first interleaver 214, while the P bits provided from the channel encoder 210 are provided to the second interleaver 216.
 Therefore, the S bits are interleaved by the first interleaver 214 and the P bits are interleaved by the second interleaver 216. The interleaving pattern of the first and second interleavers 214 and 216 is previously determined, and by prearrangement the determined interleaving pattern is recognized by the receiver.
 The interleaved S and P bits from the first and second interleavers 214 and 216 are provided in parallel to the P/S converter 218. The interleaved S bits and P bits provided in parallel to the P/S converter 218 are output in series. Preferably, the P/S converter 218 first outputs a predetermined number of the interleaved S bits and then outputs a predetermined number of the interleaved P bits.
 The interleaved S and P bits from the P/S converter 218 are provided to the modulator 220 where they are subject to symbol mapping according to the predetermined symbol pattern and then transmitted to the receiver of
FIG. 3 . For example, when the modulation mode of the modulator 220 is 16QAM, the predetermined symbol pattern is defined as [H, H, L, L]. Therefore, the modulator 220 maps the 2 interleaved S bits to the Hbit positions in the symbol pattern and the 2 interleaved P bits to the Lbit positions in the symbol pattern, and then the symbolmapped bits are transmitted to the receiver. However, when the modulation mode of the modulator 220 is 64QAM, the predetermined symbol pattern is defined as [H, H, M, M, L, L]. Therefore, the modulator 220 maps 3 interleaved S bits to 2 Hbit positions and 1 Mbit position in the symbol pattern, and maps 3 interleaved P bits to the remaining 1 Mbit position and 2 Lbit positions in the symbol pattern. The symbolmapped bits are then transmitted to the receiver.  First Operation (Receiver)
 An operation of the receiver using the symmetric coding rate will be described in detail below. Data received from the transmitter is provided to the demodulator 310 where the received data is demodulated in coded bits according to a demodulation mode corresponding to the modulation mode used by the modulator 220 of the transmitter. The demodulated coded bits from the demodulator 310 are provided in series to the S/P converter 312, and the S/P converter 312 outputs the received coded bits in parallel. For example, when the modulator 220 of the transmitter uses 16QAM modulation, the S/P converter 312 outputs the first 2 bits to the first deinterleaver 314 and the next 2 bits to the second deinterleaver 316. However, when the modulator 220 of the transmitter uses 64QAM modulation, the S/P converter 312 outputs the first 3 bits to the first deinterleaver 314 and the next 3 bits to the second deinterleaver 316.
 The coded bits from the S/P converter 312 are classified into two bit groups, and the classified bit groups are provided to the first and second deinterleavers 314 and 316, where the bit groups are subject to deinterleaving. The deinterleaving operations of the first and second deinterleavers 314 and 316 correspond to the interleaving operations performed by the first and second interleavers 214 and 216 of the transmitter. That is, the first and second deinterleavers 314 and 316 perform deinterleaving according to the interleaving pattern performed by the first and second interleavers 214 and 216 of the transmitter.
 The deinterleaved coded bits from the first and second deinterleavers 314 and 316 are provided to the decoder 320 where the coded bits are decoded into desired received bits according to a predetermined decoding method. For the predetermined decoding method, a method for receiving S bits and P bits and then decoding the S bits is used, and the decoding method is determined based on the encoding method of the transmitter.
 Second Operation (Transmitter)
 An operation of the transmitter using the asymmetric coding rate and the interleavers with a fixed length will be described in detail below. Transport data is provided to the channel encoder 210 where it is encoded by a specific code. That is, the channel encoder 210 outputs systematic bits (S bits), which are actual transport data, and parity bits (P bits) for error controlling of the transport data, through encoding. For example, when the channel encoder 210 uses the asymmetric coding rate such as ¾ coding rate, it outputs the S bits and the P bits in a ratio based on the ¾ coding rate. That is, the channel encoder 210 outputs 3 S bits and 1 P bit.
 The S bits and the P bits from the channel encoder 210 are provided to the distributor 212 where they are divided into two bit groups in the same ratio. That is, when 16QAM modulation is used, the distributor 212 provides 2 S bits to the first interleaver 214, and provides the remaining 1 S bit and 1 P bit to the second interleaver 216.
 A description will be made as to how the distributor 212 operates in two possible cases. In a first case where the number of the systematic bits is larger than the number of the parity bits, the distributor 212 fills the first interleaver 214 with the systematic bits, and fills the second interleaver 216 with the remaining systematic bits along with the parity bits. In a second case where the number of the systematic bits is less than the number of the parity bits, the distributor 212 fills the first interleaver 214 with the systematic bits, fills the remaining part of the first interleaver 214 with parity bits, and fills the second interleaver 216 with the remaining parity bits.
 Therefore, the 2 S bits are interleaved by the first interleaver 214, and the remaining 1 S bit and the 1 P bit are interleaved by the second interleaver 216. The interleaving pattern of the first and second interleavers 214 and 216 is previously set, and the same interleaving pattern is previously set in the receiver. Further, provided with the S bit and the P bit from the distributor 212, the second interleaver 216 determines the S bit position before interleaving based on a previously determined pattern that is the same as the receiver, so that the receiver can efficiently classify the S bit and the P bit in the decoding process. For example, the S bit to be interleaved by the second interleaver 216 is located in a front position before interleaving, so that the receiver can estimate a bit located in the front position as the S bit after deinterleaving.
 The S bits interleaved by the first interleaver 214, and the S bit and the P bit interleaved by the second interleaver 216 are provided in parallel to the P/S converter 218. The P/S converter 218 outputs in series the provided interleaved S bits and P bit and the provided interleaved S bit and P bit. Preferably, the P/S converter 218 first outputs the output bits of the first interleaver 214 and then outputs the output bits of the second interleaver 216.
 The interleaved S bits and the interleaved S bit and P bit from the P/S converter 218 are provided to the modulator 220 where they are subject to symbol mapping according to the predetermined symbol pattern and then are transmitted to the receiver of
FIG. 3 . For example, when the modulation mode of the modulator 220 is 16QAM, the predetermined symbol pattern is defined as [H, H, L, L]. Therefore, the modulator 220 maps the 2 interleaved S bits to the Hbit positions in the symbol pattern and the 2 interleaved bits of the S bit and the P bit to the Lbit positions in the symbol pattern, and the symbolmapped bits are then transmitted to the receiver. However, when the modulation mode of the modulator 220 is 64QAM, the predetermined symbol pattern is defined as [H, H, M, M, L, L]. Therefore, the modulator 220 maps 3 S bits interleaved by the first interleaver 214 to 2 Hbit positions and 1 Mbit position in the symbol pattern, and maps 3 P bits interleaved by the second interleaver 216 to the remaining 1 Mbit position and 2 Lbit positions in the symbol pattern. The symbolmapped bits are then transmitted to the receiver.  In this case, since the two interleavers have a fixed size, it is not necessary to vary the length of the interleavers according to the coding rate. Thus, it is simple to implement the interleavers. However, when there exist three or more reliability levels as in the high order modulation of over 64QAM, there is a case where an optimal condition is not satisfied. The “optimal condition” refers to a condition in which the bits having higher priority are always mapped to the bit positions having higher reliability. In the optimal condition, if the number of the S bits is larger than the number of P bits, the remaining S is provided to the second interleaver and then interleaved along with the P bit. Accordingly, though the S bits interleaved by the first interleaver 214 are mapped to the bit positions having the higher reliability, the S bit provided to the second interleaver 216 may be mapped to the bit position having lower reliability. To avoid this, it is possible to increase the number of interleavers to cover the 3 different reliability levels. Increasing the number of the interleavers is mere extension of the present invention, so the detailed description will not be given in order not to obscure the gist of the present invention. However, even the transmitter using the two interleavers with a fixed length demonstrates better performance than the conventional transmitter.
 Second Operation (Receiver)
 An operation of the receiver using the asymmetric coding rate and the interleavers with a fixed length will be described in detail below. Data received from the transmitter is provided to the demodulator 310 where the received data is demodulated in coded bits according to a demodulation mode corresponding to the modulation mode used by the modulator 220 of the transmitter. The demodulated coded bits from the demodulator 310 are provided in series to the S/P converter 312, and the S/P converter 312 outputs the received coded bits in parallel. For example, when the modulator 220 of the transmitter uses 16QAM modulation, the S/P converter 312 outputs the first 2 bits to the first deinterleaver 314 and the next 2 bits to the second deinterleaver 316. In this case, the first 2 bits are comprised of only the systematic bits, and the next 2 bits are comprised of an S bit and a P bit. However, when the modulator 220 of the transmitter uses 64QAM modulation, the S/P converter 312 outputs the first 3 bits to the first deinterleaver 314 and the next 3 bits to the second deinterleaver 316.
 The coded bits from the S/P converter 312 are classified into two bit groups, and the classified bit groups are provided to the first and second deinterleavers 314 and 316, where the bit groups are subject to deinterleaving. The deinterleaving operations of the first and second deinterleavers 314 and 316 correspond to the interleaving operations performed by the first and second interleavers 214 and 216 of the transmitter. That is, the first and second deinterleavers 314 and 316 perform deinterleaving according to the interleaving pattern performed by the first and second interleavers 214 and 216 of the transmitter.
 The deinterleaved coded bits from the first and second deinterleavers 314 and 316 are provided to the classifier 318 where the coded bits are classified into the S bits and the P bits. As the output bits of the second deinterleaver 316 are mixed bits of the S bit and the P bits, by prearrangement along with the transmitter, the classifier 318 recognizes the position where the S bit among the deinterleaved bits exists.
 The coded bits from the classifier 318 are provided to the decoder 320 where the coded bits are decoded into desired received bits according to a predetermined decoding method. For the predetermined decoding method, a method for receiving S bits and P bits and then decoding the S bits is used. The decoding method is determined based on the encoding method of the transmitter.
 Third Operation (Transmitter)
 An operation of the transmitter using the asymmetric coding rate and the interleavers with a variable length will be described in detail below. Transport data is provided to the channel encoder 210 where it is encoded by a specific code. That is, the channel encoder 210 outputs systematic bits (S bits), which are actual transport data, and parity bits (P bits) for error controlling of the transport data, through encoding. In this example, when the channel encoder 210 uses the asymmetric coding rate such as ¾ coding rate, it outputs the S bits and the P bits in a different ratio based on the ¾ coding rate. That is, the channel encoder 210 outputs 3 S bits and 1 P bit. The S bits from the channel encoder 210 are provided to the first interleaver 214, and the P bits from the channel encoder 210 are provided to the second interleaver 216.
 Therefore, the S bits are interleaved by the first interleaver 214, and the P bits are interleaved by the second interleaver 216. The interleaving pattern and length of the first and second interleavers 214 and 216 are previously determined, and the determined interleaving pattern and length are by prearrangement also recognized by the receiver. The length can be determined based on a ratio of the S bits to the P bits.
 The interleaved S bits and P bits from the first and second interleavers 214 and 216 are provided in parallel to the P/S converter 218. The P/S converter 218 outputs the provided interleaved S bits and P bits in series. Preferably, the P/S converter 218 outputs the interleaved S bits and P bits such that the interleaved S bits are mapped to the bit positions having higher reliability.
 The interleaved S bits and the interleaved P bits from the P/S converter 218 are provided to the modulator 220 where they are mapped to predetermined bit positions and then transmitted to the receiver of
FIG. 3 . For example, when a length of the first interleaver 214 receiving the S bits is 18 bits long and a length of the second interleaver 216 receiving the P bits is 6 bits long, a symbol mapping operation performed by the modulator 220 is as follows.  First, when the modulation mode of the modulator 220 is 16QAM, the predetermined symbol pattern is defined as [H, H, L, L]. Therefore, the modulator 220 maps the 2 interleaved S bits to the Hbit positions in the symbol pattern, maps the remaining 1 S bit and 1 P bit to the Lbit positions in the symbol pattern, and then transmits the symbolmapped bits to the receiver.
 Next, when the modulation mode of the modulator 220 is 64QAM, the predetermined symbol pattern is defined as [H, H, M, M, L, L]. Therefore, in a first modulation process, the modulator 220 symbolmaps the S bits and the P bits according to the symbol pattern in a ratio of 4:2. In a second modulation process, the modulator 220 symbolmaps the S bits and the P bits according to the symbol pattern in a ratio of 5:1. In a third modulation process, the modulator 220 symbolmaps the S bits and the P bits according to the symbol pattern in a ratio of 4:2. In a fourth modulation process, the modulator 220 symbolmaps the S bits and the P bits according to the symbol pattern in a ratio of 5:1. That is, in the first and third modulation processes where the ratio of the S bits to the P bits is 4:2, the modulator 220 maps the 2 S bits to the 2 Hbit positions in the symbol pattern, maps the remaining 2 S bits to the 2 Mbit positions in the symbol pattern, and maps the 2 P bits to the 2 Lbit positions in the symbol pattern. The symbolmapped bits are then transmitted to the receiver. In the second and fourth modulation processes where the ratio of the S bits to the P bits is 5:1, the modulator 220 maps the 2 S bits to the 2 Hbit positions in the symbol pattern, maps the remaining 2 S bits to the 2 Mbit positions in the symbol pattern, and maps the last 1 S bit and the 1 P bit to the 2 Lbit positions in the symbol pattern. The symbolmapped bits are then transmitted to the receiver.
 Shown in Table 2 are the modulation processes performed by the transmitter using the asymmetric coding rate and the 64QAM modulation.

TABLE 2 H H M M L L 1^{st }Modulation S S S S P P 2^{nd }Modulation S S S S S P 3^{rd }Modulation S S S S P P 4^{th }Modulation S S S S S P  When the length of the interleavers is varied as described above, it is necessary to disadvantageously control the size (length) of the two interleavers according to the coding rate. It is nonetheless possible to perform symbol mapping in an optimal condition regardless of the coding rate and the order of the modulator. In addition, since it is not necessary to distribute the S bits and the P bits to the two interleavers in a specific ratio, the transmitter does not require the distributor 212.
 Third Operation (Receiver)
 An operation of the receiver using the asymmetric coding rate and the interleavers with a variable length will be described in detail below. Data received from the transmitter is provided to the demodulator 310 where the received data is demodulated in coded bits according to a demodulation mode corresponding to the modulation mode used by the modulator 220 of the transmitter. The demodulated coded bits from the demodulator 310 are provided in series to the S/P converter 312, and the S/P converter 312 outputs the received coded bits in parallel. When the transmitter uses the asymmetric coding rate and the interleavers with a variable length, the S/P converter 312 by prearrangement will recognize the varying length. Thus, the S/P converter 312 outputs as many coded bits as a length of the first interleaver 214 in the transmitter to the first deinterleaver 314, and outputs as many coded bits as a length of the second interleaver 216 in the transmitter to the second deinterleaver 316.
 When the modulator 220 of the transmitter uses 16QAM modulation, the S/P converter 312 outputs the first 3 bits to the first deinterleaver 314 and the next 1 bit to the second deinterleaver 316. However, when the modulator 220 of the transmitter uses 64QAM modulation, the S/P converter 312 divides the coded bits from the demodulator 310 into a series output of S bits and P bits according to a ratio of the S bits and the P bits used by the P/S converter 218 of the transmitter. The ratio can be determined based on a ratio of a length of the first interleaver 214 to a length of the second interleaver 216 of the transmitter.
 For example, when the P/S converter 218 of the transmitter has used 4:2, 5:1, 4:2, and 5:1 ratios of the S bits to the P bits, i.e., ratios of the length of the first interleaver 214 to the length of the second interleaver 216, the S/P converter 312 outputs the first 4 bits to the first deinterleaver 314 and the next 2 bits to the second deinterleaver 316, in first and third processes. In second and fourth processes, the S/P converter 312 outputs the first 5 bits to the first deinterleaver 314 and the next 1 bit to the second deinterleaver 316.
 The coded bits from the S/P converter 312 are classified into two bit groups, and the classified bit groups are provided to the first and second deinterleavers 314 and 316, where the bit groups are subject to deinterleaving. The deinterleaving operations of the first and second deinterleavers 314 and 316 correspond to the interleaving operations performed by the first and second interleavers 214 and 216 of the transmitter. That is, the first and second deinterleavers 314 and 316 perform deinterleaving according to the interleaving pattern performed by the first and second interleavers 214 and 216 of the transmitter.
 The deinterleaved coded bits from the first and second deinterleavers 314 and 316, previously divided into the S bits and the P bits by the S/P converter 312, are provided to the decoder 320 where the coded bits are decoded into desired received bits according to a predetermined decoding method. For the predetermined decoding method, a method for receiving S bits and P bits and then decoding the S bits is used. The decoding method is determined based on the encoding method of the transmitter.

FIG. 4 illustrates a structure of a transmitter in an HSDPA mobile communication system according to a second embodiment of the present invention. Referring toFIG. 4 , a tail bit generator 410 receives transport data, and adds associated tail bits to the received transport data. A channel encoder 412, under the control of a controller 426, encodes the tail bitsadded data received from the tail bit generator 410 using a predetermined code. The predetermined code refers to a code for outputting transport bits and error control bits of the transport bits. For example, the transport bits are systematic bits (S), and the error control bits are parity bits (P). The predetermined code includes a turbo code and a systematic convolutional code, as mentioned above.  A rate matcher 414 performs rate matching by repeating and puncturing the coded bits from the channel encoder 412. A distributor 416, under the control of the controller 426, receives the systematic bits and the parity bits from the rate matcher 414, and distributes the systematic bits and the parity bits to a plurality of interleavers.
 First and second interleavers 418 and 420 receive the coded bits from the distributor 416, and interleave the received coded bits. The coded bits may be the systematic bits, the parity bits, or a mixture of the systematic bits and the parity bits. When the received coded bits are the mixed bits of the systematic bits and the parity bits, the distributor 416 is essential. In this case, an interleaver receiving the mixed bits of the systematic bits and the parity bits rearranges the coded bits such that the systematic bits having higher priority always exist in specific positions, before interleaving. This assists the receiver in performing a decoding operation, and the transmitter prenotifies the receiver of the specific positions of the systematic bits. When the first and second interleavers 418 and 420 have a variable length, they are controlled by the controller 426. That is, when the first and second interleavers 418 and 420 have a variable length, the lengths of the first and second interleavers 418 and 420 are determined by the controller 426.
 A paralleltoserial (P/S) converter 422, under the control of the controller 426, receives in parallel the interleaved coded bits output from the first interleaver 418 and the interleaved coded bits output from the second interleaver 420, and outputs the received coded bits in series. For example, when the coded bits having the higher priority are interleaved by the first interleaver 418 and the coded bits having the lower priority are interleaved by the second interleaver 420, the P/S converter 422 first outputs the coded bits received from the first interleaver 418 and then outputs the coded bits received from the second interleaver 420. This is to map the systematic bits having the higher priority to the bit positions having the higher reliability in a succeeding modulation process.
 A modulator 424 symbolmaps the coded bits from the P/S converter 422 according to a predetermined symbol pattern, and then the symbolmapped coded bits are transmitted to the receiver. For example, when the modulator 424 uses the 16QAM modulation, the coded bits are subject to symbol mapping according to a symbol pattern [H, H, L, L]. However, when the modulator 424 uses the 64QAM modulation, the coded bits are subject to symbol mapping according to a symbol pattern [H, H, M, M, L, L].
 The controller 426 controls the overall operation of the transmitter according to the second embodiment of the present invention. First, the controller 426 determines a coding rate and a modulation mode to be used in the current radio channel state. The controller 426 controls the coding rate of the channel encoder (or turbo encoder) 412 based on the determined coding rate to be used, and controls the modulator 424 based on the determined modulation mode. In addition, the controller 426 controls a distribution pattern of the distributor 416 based on the determined coding rate and the determined modulation mode. For example, when the plurality of interleavers include the two interleavers 418 and 420, the controller 426 controls the distributor 416 to distribute the systematic bits and the parity bits into two bit groups (bit streams) having the same number of bits. One of the two bit groups is provided to the first interleaver 418, and the other bit group is provided to the second interleaver 420. If the plurality of interleavers include 3 interleavers, the controller 426 controls the distributor 416 to distribute the systematic bits and the parity bits into three bit groups. However, when the transmitter uses the symmetric coding rate such as ½ coding rate, the distributor 416 is not essential in this embodiment. The reason is because when the ½ symmetric coding rate is used, the number of systematic bits is identical to the number of parity bits, and thus the systematic bits are provided to the first interleaver 418 and the parity bits are provided to the second interleaver 420. This is equally applied even when the first and second interleavers 418 and 420 support a variable length, although they use an asymmetric coding rate such as ¾ coding rate. That is, the distributor 416 is essential only when the first and second interleavers 418 and 420 support the asymmetric coding rate and the fixed length.

FIG. 5 illustrates a structure of a transmitter in a CDMA mobile communication system according to a third embodiment of the present invention. The transmitter ofFIG. 5 outputs coded symbols in series by an interleaver without a separate P/S converter.  Referring to
FIG. 5 , transport data is provided to a channel encoder 510 where the received transport data is encoded by a predetermined code. That is, the channel encoder 510 outputs systematic bits (S bits), which are actual transport data, and parity bits (P bits) for error controlling of the transport data. The S bits and the P bits from the channel encoder 510 are provided to a controller 514 that is part of an interleaver 512. The controller 514 assigns a predetermined address to the S bits provided from the channel encoder 510, and sequentially stores the S bits in an S region of a memory 516. In addition, the controller 514 assigns a predetermined address to the P bits provided from the channel encoder 510, and sequentially stores the P bits in a P region of the memory 516.  Further, the controller 514 performs a control operation of transporting the S bits and the P bits stored in the memory 516. Specifically, the controller 514 analyzes the coding rate used by the channel encoder 510 to transmit the S bits and the P bits stored in the memory 516, and also analyzes the modulation mode to be used by a modulator 518. After determining the coding rate and the modulation mode through the analysis, the controller 514 reads the S bits and the P bits stored in the memory 516 based on the determined coding rate and modulation mode.
 For example, when the determined coding rate is a symmetric coding rate ½ and the determined modulation mode is 16QAM or 64QAM, the controller 514 repeatedly alternately accesses the S region and the P region of the memory 516 in the same ratio, and outputs the same number of the S bits and the P bits. That is, the controller 514 first reads 2 (or 3) S bits by accessing the S region, and then reads 2 (or 3) P bits by accessing the P region. In the case of 2 bits, the 2 S bits and the 2 P bits output from the controller 514 are provided to the modulator 518 where the S bits and the P bits are subject to 16QAM modulation. Specifically, the 2 S bits are mapped to the 2 Hbit positions in the symbol pattern [H, H, L, L] defined for the 16QAM modulation, and the 2 P bits are mapped to the 2 Lbit positions in the symbol pattern.
 However, when the determined coding rate is a ¾ asymmetric coding rate and the determined modulation mode is 16QAM, the controller 514 outputs the S bits and the P bits in a ratio of 3:1 by accessing the P region of the memory 516 once while accessing the S region 3 times. In this case, the 3 S bits and the 1 P bit output from the controller 514 are provided to the modulator 518 where the S bits and the P bit are subject to 16QAM modulation. Specifically, the 2 S bits are mapped to the 2 Hbit positions in the symbol pattern [H, H, L, L] defined for the 16QAM modulation, and the remaining 1 S bit and the 1 P bit are mapped to the 2 Lbit positions in the symbol pattern.
 Finally, when the determined coding rate is the ¾ asymmetric coding rate and the determined modulation mode is 64QAM, the controller 514 outputs the S bits and the P bits by accessing the S region and the P region of the memory 516 in a predetermined ratio. Here, the total access number of the memory 516 is a value that can be divided by 2 (for QPSK), 3 (for 8PSK), 4 (for 16QAM) and 6 (for 64QAM). As an example of this condition, when the total access number A_{tot }is 144 bits, the following condition is satisfied.

A _{tot} =A _{sys} +A _{par}=144 (2)  In Equation (2), A_{sys }represents the number of accesses to the S region and A_{par }represents the number of accesses to the P region.
 In the 64QAM modulation mode, since one symbol is comprised of 6 bits and A_{sys}: A_{par}=3:1, 9 S bits and 3 P bits are required in constructing 2 symbols (12 bits). That is, the controller 514 should theoretically output 4.5 S bits and 1.5 P bits per symbol. However, because the bit numbers are not an integer, the controller 514 changes the number of output bits in a symbol unit. For example, the controller 514 first outputs 4 S bits and 2 P bits, and then outputs 5 S bits and 1 P bit.
 In this case, the S bits and the P bits output from the controller 514 are provided to the modulator 518, where the provided bits are subject to 64QAM modulation. When the 4 S bits and the 2 P bits are provided from the controller 514, the modulator 518 maps the first 2 S bits to the 2 Hbit positions in the symbol pattern [H, H, M, M, L, L] defined for the 64QAM modulation, maps the remaining 2 S bits to the 2 Mbit positions in the symbol pattern, and maps the 2 P bits to the 2 Lbit positions in the symbol pattern. Meanwhile, when the 5 S bits and the 1 P bit are provided from the controller 514, the modulator 518 maps the first 2 S bits to the 2 Hbit positions in the symbol pattern [H, H, M, M, L, L] defined for the 64QAM modulation, maps the next 2 S bits to the 2 Mbit positions in the symbol pattern, and maps the remaining 1 S bit and the 1 P bit to the 2 Lbit positions in the symbol pattern.

FIG. 7 illustrates simulation results obtained when the simulation is performed using an encoder and a decoder both supporting 64QAM modulation according to an embodiment of the present invention.FIG. 8 illustrates simulation results obtained when the simulation is performed using an encoder and a decoder both supporting 16QAM modulation according to an embodiment of the present invention.FIGS. 7 and 8 prove the effects of the invention. While the simulations were performed in a controlled setting, they are sufficient to show the beneficial effects of the invention. The simulation results ofFIGS. 7 and 8 show a comparison between a bit error rate (BER) and a bittonoise ratio (E_{b}/N_{o}). According to the simulation results, the invention shows an increase in a gain of about 0.4 dB or over for both the 16QAM and the 64QAM as compared with the prior art. The simulation results ofFIGS. 7 and 8 were obtained in the simulation condition where AWGN (Additive White Gaussian Noise) exists, turbo encoder input block size of 24,3043 bits, coding rate of ½, and the interleavers with a fixed length are used.  As described above, the present invention maps the bits having higher priority to the bit positions having higher reliability, thereby obtaining superior transportation efficiency in the technical fields of error control coding, modulation/demodulation and data transportation. Further, the invention can be applied not only to the transceiver of the existing wired/wireless communication system, but also to the transceiver of the 3^{rd }generation mobile communication system, IMT2000 system, thus improving the overall system performance. This is achieved by modulating (mapping) the bits having higher priority with the bits having higher reliability, which are less affected by the noises and environments. That is, compared with the conventional system, the system according to the present invention has a lower bit error rate (BER) and improved system performance.
 While the present invention has been shown and described with reference to certain embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (20)
1. A method for transmitting data in a mobile communication system, comprising the steps of:
encoding a data bit stream by an encoder;
inputting kth bits and k+1th bits of the encoded data bit stream to a first interleave unit;
inputting k+2th bits and k+3th bits of the encoded data bit stream to a second interleave unit;
interleaving the kth bits and the k+1th bits by the first interleave unit;
interleaving the k+2th bits and the k+3th bits by the second interleave unit; and
generating a modulation symbol with an nth bit and an n+1th bit obtained from the first interleave unit, and with an n+2th bit and an n+3th bit obtained from the second interleave unit, using a highorder modulation scheme,
wherein k is m mod 4, and m is index of each of the bits configured the encoded data bit stream, and the nth bit and the n+1th bit are output as result bits of interleaving the kth bits and the k+1th bits, and the n+2th bit and the n+3th bit are output in order as result bits of interleaving the k+2th bits and k+3th bits.
2. The method of claim 1 , wherein the highorder modulation scheme includes a 16ary Quadrature Amplitude Modulation (16QAM).
3. The method of claim 1 , wherein encoding the data bit stream comprises turbo encoding the data bit stream.
4. The method of claim 1 , further comprising rate matching coded bits output from the encoder, if a number of the coded bits is not equal to a number of bits transmitted from a radio channel.
5. The method of claim 1 , wherein the kth bits and the k+1th bits have higher priority, and the k+2th bits and the k+3th bits have lower priority.
6. The method of claim 1 , further comprising distributing the encoded data bit stream into the kth bits and the k+1th bits having a high priority and the k+2th bits and the k+3th bits having a low priority.
7. An apparatus for transmitting data in a mobile communication system, comprising:
an encoder for encoding a data bit stream by an encoder;
a first interleave unit for inputting kth bits and k+1th bits output from the encoder, and interleaving the kth bits and the k+1th bits;
a second interleave unit for inputting k+2th bits and k+3th bits output from the encoder, and interleaving the k+2th bits and the k+3th bits; and
a modulator for generating a modulation symbol with an nth bit and an n+1th bit obtained from the first interleave unit, and an n+2th bit and an n+3th bit obtained from the second interleave unit, using a highorder modulation scheme,
wherein k is m mod 4, and m is an index each of the bits configured in the encoded data bit stream, and the nth bit and the n+1th bit are output as result bits of interleaving the kth bits and the k+1th bits, and the n+2th bit and n+3th bit are output as result bits of interleaving the k+2th bits and the k+3th bits.
8. The apparatus of claim 7 , wherein the highorder modulation scheme comprises a 16ary Quadrature Amplitude Modulation (16QAM).
9. The apparatus of claim 7 , wherein the encoder comprises a turbo encoder.
10. The apparatus of claim 7 , further comprising a rate matcher for rate matching coded bits output from the encoder, if a number of the coded bits is not equal to a number of bits transmitted from a radio channel.
11. The apparatus of claim 7 , wherein the kth bits and the k+1th bits have higher priority, and the k+2th bits and the k+3th bits have lower priority.
12. The apparatus of claim 7 , further comprising a distributor for distributing the encoded data bit stream into the kth bits and the k+1th bits having a high priority and the k+2th bits and the k+3th bits having a low priority.
13. A method for receiving data in a mobile communication system, comprising the steps of:
obtaining an nth bit, an n+1th bit, an n+2th bit, and an n+3th bit from each modulation symbol based on a highorder modulation scheme;
inputting the nth bit and the n+1th bit to a first deinterleave unit;
inputting the n+2th bit and the n+3th bit to a second deinterleave unit;
deinterleaving the nth bit and the n+1th bit by the first deinterleave unit;
deinterleaving the n+2th bit and the n+3th bit by the second deinterleave unit;
decoding a kth bit and a k+1th bit output from the first deinterleave unit; and
decoding a k+2th bit and a k+3th bit output from the second deinterleave unit,
wherein n is an index each modulation symbol, and the kth bit and the k+1th bit are output as result bits of deinterleaving the nth bit and n+1th bit, and the k+2th bit and the k+3th bit are output as result bits of deinterleaving the n+2th bit and the n+3th bit.
14. The method of claim 13 , wherein the highorder modulation scheme includes a 16ary Quadrature Amplitude Modulation (16QAM).
15. The method of claim 13 , wherein the nth bit and the n+1th bit have higher priority, and the n+2th bit and the n+3th bit have lower priority.
16. The method of claim 15 , wherein the nth bit and the n+1th bit are systematic bits, and the n+2th bit and the n+3th bit are parity bits.
17. An apparatus for receiving data in a mobile communication system, comprising:
a demodulator for obtaining an nth bit, an n+1th bit, an n+2th bit, and an n+3th bit from each modulation symbol based on a highorder modulation scheme;
a first deinterleave unit for inputting the nth bit and the n+1th bit from the demodulator, and deinterleaving the nth bit and the n+1th bit;
a second deinterleave unit for inputting the n+2th bit and the n+3th bit from the demodulator, and deinterleaving the n+2th bit and the n+3th bit; and
a decoder for decoding a kth bit and a k+1th bit output from the first deinterleave unit, and decoding a k+2th bit and k+3th bit output from the second deinterleave unit,
wherein n is an index of each modulation symbol, and the kth bit and the k+1th bit are output as result bits of deinterleaving the nth bit and the n+1th bit, and the k+2th bit and the k+3th bit are output as result bits of deinterleaving the n+2th bit and the n+3th bit.
18. The apparatus of claim 17 , wherein the highorder modulation scheme comprises a 16ary Quadrature Amplitude Modulation (16QAM).
19. The apparatus of claim 17 , wherein the nth bit and the n+1th bit have higher priority, and the n+2th bit and the n+3th bit have lower priority.
20. The apparatus of claim 19 , wherein the nth bit and the n+1th bit are systematic bits, and the n+2th bit and the n+3th bit are parity bits.
Priority Applications (4)
Application Number  Priority Date  Filing Date  Title 

KR20010017925  20010404  
KR20010017925  20010404  
US10/114,508 US7782973B2 (en)  20010404  20020402  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
US12/862,466 US9276705B2 (en)  20010404  20100824  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
Applications Claiming Priority (1)
Application Number  Priority Date  Filing Date  Title 

US12/862,466 US9276705B2 (en)  20010404  20100824  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
Related Parent Applications (1)
Application Number  Title  Priority Date  Filing Date  

US10/114,508 Continuation US7782973B2 (en)  20010404  20020402  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
Publications (2)
Publication Number  Publication Date 

US20110038438A1 true US20110038438A1 (en)  20110217 
US9276705B2 US9276705B2 (en)  20160301 
Family
ID=36113598
Family Applications (2)
Application Number  Title  Priority Date  Filing Date 

US10/114,508 Active 20260204 US7782973B2 (en)  20010404  20020402  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
US12/862,466 Active US9276705B2 (en)  20010404  20100824  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
Family Applications Before (1)
Application Number  Title  Priority Date  Filing Date 

US10/114,508 Active 20260204 US7782973B2 (en)  20010404  20020402  Apparatus and method for transporting/receiving data in a CDMA mobile communication system 
Country Status (8)
Country  Link 

US (2)  US7782973B2 (en) 
EP (2)  EP1248404A3 (en) 
JP (3)  JP3751259B2 (en) 
KR (2)  KR100539862B1 (en) 
CN (1)  CN100477570C (en) 
AU (1)  AU768912B2 (en) 
CA (1)  CA2380142C (en) 
DE (1)  DE20221559U1 (en) 
Cited By (1)
Publication number  Priority date  Publication date  Assignee  Title 

US20090106618A1 (en) *  20060517  20090423  Hua Lin  Turbo encoder and harq processing method applied for the turbo encoder 
Families Citing this family (40)
Publication number  Priority date  Publication date  Assignee  Title 

KR100689551B1 (en)  20010618  20070309  삼성전자주식회사  Method and apparatus for transmitting and receiving in cdma mobile communication system 
DE10143497A1 (en) *  20010905  20030320  Siemens Ag  Bit rate matching method for transmitted bit stream in communications system uses puncturing or repetition 
KR100827147B1 (en) *  20011019  20080502  삼성전자주식회사  Transceiver and method for retransmission and decording of high speed data in cdma mobile communication system 
KR100584426B1 (en)  20011221  20060526  삼성전자주식회사  Apparatus and method for interleaving for smp in hsdpa 
US7400687B2 (en) *  20020412  20080715  Matsushita Electric Industrial Co., Ltd  Multicarrier communication apparatus and multicarrier communication method 
KR100548312B1 (en) *  20020620  20060202  엘지전자 주식회사  Signal Processing Method of Multi Input, Multi Output Mobile Communication System 
JP4224329B2 (en)  20030325  20090212  パナソニック株式会社  Encoding apparatus and encoding method 
US7245669B2 (en) *  20030414  20070717  Millimetrix Broadband Networks Ltd.  Dual polarity coding system and method for a millimeter wave communication system 
KR100512943B1 (en) *  20031014  20050907  삼성전자주식회사  Satellite Broadcast receiver and a method Satellite Broadcast receiving thereof 
JP4539107B2 (en)  20040212  20100908  富士通株式会社  Transmitting device, the bit arrangement method 
US7543197B2 (en)  20041222  20090602  Qualcomm Incorporated  Pruned bitreversal interleaver 
EP1875645B1 (en) *  20050428  20090114  Panasonic Corporation  Repetitiondependent mapping for higher order modulation schemes 
US20090022079A1 (en) *  20050504  20090122  Fei Frank Zhou  Method and apparatus for providing enhanced channel interleaving 
JP4684299B2 (en) *  20051227  20110518  富士通株式会社  Digital radio communication method using a multilevel modulation scheme and a transmitter and a receiver 
EP2001134A4 (en) *  20060324  20090624  Mitsubishi Electric Corp  Interleaving method and communication apparatus 
KR100987269B1 (en) *  20060822  20101012  삼성전자주식회사  Highorder modulationbased burst mapping method and apparatus in mobile telecommunication systems 
US8411709B1 (en)  20061127  20130402  Marvell International Ltd.  Use of previously buffered state information to decode in an hybrid automatic repeat request (HARQ) transmission mode 
EP1968271B1 (en) *  20070308  20170816  Samsung Electronics Co., Ltd.  Cross QAM modulationbased symbol mapping method and apparatus in a mobile communication system 
KR101397801B1 (en) *  20070308  20140702  삼성전자주식회사  Cross qam modulationbased symbol mapping method and apparatus in mobile telecommunication systems 
CN101291313B (en)  20070419  20120111  华为技术有限公司  Wireless signal transmitting method, system and mobile station 
WO2008130170A1 (en) *  20070420  20081030  Lg Electronics Inc.  Method of transmitting and receiving a signal and apparatus for transmitting and receiving a signal 
KR20080095809A (en) *  20070425  20081029  엘지전자 주식회사  Method of transmitting and receiving a signal and apparatus for transmitting and receiving a signal 
KR20080105355A (en) *  20070530  20081204  엘지전자 주식회사  Method for signal transmitting and apparatus for the same, method for signal receiving and apparatus for the same 
KR101411079B1 (en)  20070615  20140630  삼성전자주식회사  Method and apparatus for transmitting and receiving data in mobile communication system 
WO2008153330A1 (en) *  20070615  20081218  Samsung Electronics Co., Ltd.  Method and apparatus for transmitting/receiving data in mobile communication system 
US8897393B1 (en)  20071016  20141125  Marvell International Ltd.  Protected codebook selection at receiver for transmit beamforming 
US8542725B1 (en) *  20071114  20130924  Marvell International Ltd.  Decision feedback equalization for signals having unequally distributed patterns 
US8565325B1 (en)  20080318  20131022  Marvell International Ltd.  Wireless device communication in the 60GHz band 
US8761261B1 (en)  20080729  20140624  Marvell International Ltd.  Encoding using motion vectors 
US8498342B1 (en)  20080729  20130730  Marvell International Ltd.  Deblocking filtering 
US8345533B1 (en)  20080818  20130101  Marvell International Ltd.  Frame synchronization techniques 
US8681893B1 (en)  20081008  20140325  Marvell International Ltd.  Generating pulses using a lookup table 
CN102301604B (en) *  20090205  20150513  松下电器产业株式会社  Wireless Communication Apparatus 
US8520771B1 (en)  20090429  20130827  Marvell International Ltd.  WCDMA modulation 
JP4569706B2 (en) *  20090831  20101027  富士通株式会社  Transmitting device, the bit arrangement method 
US8948286B2 (en) *  20091020  20150203  Wisconsin Alumni Research Foundation  Wireless communication system mapping data bits to symbol bit positions according to error rates of those bit positions and data content 
US8817771B1 (en)  20100716  20140826  Marvell International Ltd.  Method and apparatus for detecting a boundary of a data frame in a communication network 
CN104811410B (en) *  20140126  20180504  上海数字电视国家工程研究中心有限公司  Physical frame construction method, transmission method and a demodulation method 
JP6502764B2 (en) *  20150210  20190417  日本放送協会  Transmitter, receiver, and semiconductor chip 
US10069519B1 (en) *  20180123  20180904  Mitsubishi Electric Research Laboratories, Inc.  Partition based distribution matcher for probabilistic constellation shaping 
Citations (17)
Publication number  Priority date  Publication date  Assignee  Title 

US3909721A (en) *  19720131  19750930  Signatron  Signal processing system 
US4630231A (en) *  19830131  19861216  Victor Company Of Japan, Ltd.  Control program signal demodulating device 
US5105442A (en) *  19901107  19920414  At&T Bell Laboratories  Coded modulation with unequal error protection 
US5287180A (en) *  19910204  19940215  General Electric Company  Modulator/demodulater for compatible high definition television system 
US5565926A (en) *  19930507  19961015  Philips Electronics North America Corporation  Method and apparatus for communicating digital television signals using a signal constellation formed by four signal constellations placed in the quadrants 
US5691995A (en) *  19940405  19971125  Sony Corporation  Transmission of data by using convolutional coding of different code rates and the encoded data reception including decoding of the received data 
US5771224A (en) *  19950323  19980623  Kabushiki Kaisha Toshiba  Orthogonal frequency division multiplexing transmission system and transmitter and receiver therefor 
US5812601A (en) *  19961115  19980922  Telefonaktiebolaget Lm Ericsson  Coding for higherlevel modulation 
US5970098A (en) *  19970502  19991019  Globespan Technologies, Inc.  Multilevel encoder 
US6023783A (en) *  19960515  20000208  California Institute Of Technology  Hybrid concatenated codes and iterative decoding 
US6067646A (en) *  19980417  20000523  Ameritech Corporation  Method and system for adaptive interleaving 
US6320901B1 (en) *  19990615  20011120  National Semiconductor Corporation  Method for fast offline training for discrete multitone transmissions 
US6353907B1 (en) *  19971029  20020305  At&T Corp.  Incremental redundancy radio link protocol 
US20020057661A1 (en) *  19980511  20020516  Raith Alex Krister  Methods and systems for multiplexing of multiple users for enhanced capacity radiocommunications 
US20020126763A1 (en) *  20000914  20020912  Gibong Jeong  Method and apparatus for prioritizing information protection in high order modulation symbol mapping 
US20020163975A1 (en) *  20000921  20021107  Mitsuru Uesugi  Wireless transmission device, and transmission signal mapping method 
US20030012295A1 (en) *  20001227  20030116  Atsushi Matsumoto  Radio transmitter, radio receiver, and multilevel modulation communication system 
Family Cites Families (13)
Publication number  Priority date  Publication date  Assignee  Title 

US5164963A (en)  19901107  19921117  At&T Bell Laboratories  Coding for digital transmission 
US5305352A (en)  19911031  19940419  At&T Bell Laboratories  Coded modulation with unequal error protection 
JPH066399A (en)  19920618  19940114  Matsushita Electric Ind Co Ltd  Data transmitting method 
US5384567A (en) *  19930708  19950124  International Business Machines Corporation  Combination parallel/serial execution of sequential algorithm for data compression/decompression 
CA2154678C (en) *  19931203  20030128  Paulus George Maria De Bot  A digital communication system and a receiver for use in such a system 
KR0117925Y1 (en)  19940819  19980715  석진철  A devece for attenuating amplitude of control signals 
US5481312A (en) *  19940912  19960102  At&T Corp.  Method of and apparatus for the transmission of high and low priority segments of a video bitstream over packet networks 
GB9421552D0 (en)  19941026  19941214  Philips Electronics Uk Ltd  Improvements in or relating to data communication 
AU5333498A (en)  19971224  19990719  Inmarsat Ltd  Coding method and apparatus 
JP2000068959A (en)  19980826  20000303  Nippon Telegr & Teleph Corp <Ntt>  Radio transmission device and radio communication equipment 
JP2000201132A (en)  19981106  20000718  Matsushita Electric Ind Co Ltd  Transmitterreceiver 
AU2108301A (en) *  19991216  20010625  Aware, Inc.  Bit allocation method in a multicarrier system 
JP2002171298A (en)  20000921  20020614  Matsushita Electric Ind Co Ltd  Radio transmission device and transmission signal mapping method 

2001
 20011010 KR KR1020010062506A patent/KR100539862B1/en active IP Right Grant

2002
 20020402 US US10/114,508 patent/US7782973B2/en active Active
 20020403 AU AU31396/02A patent/AU768912B2/en active Active
 20020403 CA CA 2380142 patent/CA2380142C/en active Active
 20020403 JP JP2002101846A patent/JP3751259B2/en active Active
 20020404 EP EP20020007674 patent/EP1248404A3/en active Pending
 20020404 EP EP20100012824 patent/EP2262146A3/en active Pending
 20020404 DE DE20221559U patent/DE20221559U1/en not_active Expired  Lifetime
 20020404 CN CN 02120089 patent/CN100477570C/en active IP Right Grant

2004
 20040531 KR KR1020040039341A patent/KR100487202B1/en not_active IP Right Cessation

2005
 20050914 JP JP2005267431A patent/JP4168050B2/en active Active

2008
 20080227 JP JP2008046480A patent/JP2008172825A/en active Pending

2010
 20100824 US US12/862,466 patent/US9276705B2/en active Active
Patent Citations (18)
Publication number  Priority date  Publication date  Assignee  Title 

US3909721A (en) *  19720131  19750930  Signatron  Signal processing system 
US4630231A (en) *  19830131  19861216  Victor Company Of Japan, Ltd.  Control program signal demodulating device 
US5105442A (en) *  19901107  19920414  At&T Bell Laboratories  Coded modulation with unequal error protection 
US5287180A (en) *  19910204  19940215  General Electric Company  Modulator/demodulater for compatible high definition television system 
US5565926A (en) *  19930507  19961015  Philips Electronics North America Corporation  Method and apparatus for communicating digital television signals using a signal constellation formed by four signal constellations placed in the quadrants 
US5691995A (en) *  19940405  19971125  Sony Corporation  Transmission of data by using convolutional coding of different code rates and the encoded data reception including decoding of the received data 
US5771224A (en) *  19950323  19980623  Kabushiki Kaisha Toshiba  Orthogonal frequency division multiplexing transmission system and transmitter and receiver therefor 
US6023783A (en) *  19960515  20000208  California Institute Of Technology  Hybrid concatenated codes and iterative decoding 
US5812601A (en) *  19961115  19980922  Telefonaktiebolaget Lm Ericsson  Coding for higherlevel modulation 
US5970098A (en) *  19970502  19991019  Globespan Technologies, Inc.  Multilevel encoder 
US6353907B1 (en) *  19971029  20020305  At&T Corp.  Incremental redundancy radio link protocol 
US6067646A (en) *  19980417  20000523  Ameritech Corporation  Method and system for adaptive interleaving 
US20020057661A1 (en) *  19980511  20020516  Raith Alex Krister  Methods and systems for multiplexing of multiple users for enhanced capacity radiocommunications 
US6320901B1 (en) *  19990615  20011120  National Semiconductor Corporation  Method for fast offline training for discrete multitone transmissions 
US20020126763A1 (en) *  20000914  20020912  Gibong Jeong  Method and apparatus for prioritizing information protection in high order modulation symbol mapping 
US6476734B2 (en) *  20000914  20021105  Texas Instruments Incorporated  Method and apparatus for prioritizing information protection in high order modulation symbol mapping 
US20020163975A1 (en) *  20000921  20021107  Mitsuru Uesugi  Wireless transmission device, and transmission signal mapping method 
US20030012295A1 (en) *  20001227  20030116  Atsushi Matsumoto  Radio transmitter, radio receiver, and multilevel modulation communication system 
Cited By (2)
Publication number  Priority date  Publication date  Assignee  Title 

US20090106618A1 (en) *  20060517  20090423  Hua Lin  Turbo encoder and harq processing method applied for the turbo encoder 
US8250429B2 (en) *  20060517  20120821  Nec Corporation  Turbo encoder and HARQ processing method applied for the turbo encoder 
Also Published As
Publication number  Publication date 

KR100487202B1 (en)  20050504 
US7782973B2 (en)  20100824 
EP2262146A2 (en)  20101215 
KR20020079334A (en)  20021019 
EP1248404A3 (en)  20060322 
CN100477570C (en)  20090408 
AU3139602A (en)  20021205 
JP3751259B2 (en)  20060301 
US20030031233A1 (en)  20030213 
JP4168050B2 (en)  20081022 
JP2003023373A (en)  20030124 
AU768912B2 (en)  20040108 
DE20221559U1 (en)  20060713 
JP2008172825A (en)  20080724 
US9276705B2 (en)  20160301 
KR20040053055A (en)  20040623 
JP2006067606A (en)  20060309 
CA2380142A1 (en)  20021004 
CN1379561A (en)  20021113 
KR100539862B1 (en)  20051228 
EP2262146A3 (en)  20130130 
EP1248404A2 (en)  20021009 
CA2380142C (en)  20110614 
Similar Documents
Publication  Publication Date  Title 

RU2309538C2 (en)  Device and method for generating and decoding codes with direct correction of errors, having alternating speed of transmission in high speed wireless data transmission system  
Wei  Coded modulation with unequal error protection  
KR100539864B1 (en)  Apparatus and method for a retransmitting highspeed data in a cdma mobile communication system  
US8359520B2 (en)  Detection, avoidance and/or correction of problematic puncturing patterns in parity bit streams used when implementing turbo codes  
US7027782B2 (en)  Transceiver apparatus and method for efficient highspeed data retransmission and decoding in a CDMA mobile communication system  
US7570695B2 (en)  Method and adaptive bit interleaver for wideband systems using adaptive bit loading  
US5533004A (en)  Method for providing and selecting amongst multiple data rates in a time division multiplexed system  
US8468396B2 (en)  Channel interleaver having a constellationbased blockwise permuation module  
EP1721389B1 (en)  Method and apparatus for communications using turbo like codes  
US6738370B2 (en)  Method and apparatus implementing retransmission in a communication system providing HARQ  
US6125150A (en)  Transmission system using code designed for transmission with periodic interleaving  
EP1100204B1 (en)  Multiplexing method and multiplexing device, and data signal transmission method and data signal transmission device  
AU2002301886B2 (en)  Transceiver apparatus and method for efficient retransmission of highspeed packet data  
JP4064385B2 (en)  Transceiver apparatus and method for packet retransmission in a mobile communication system  
US20060256708A1 (en)  System and method for time diversity  
AU730832B2 (en)  Apparatus, and associated method, for transmitting and receiving a multistage, encoded and interleaved digital communication signal  
RU2332789C2 (en)  Device for generating codes in communications system  
US7000173B2 (en)  Turbo code based incremental redundancy  
CA2263669C (en)  Transmission of digital signals by orthogonal frequency division multiplexing  
US20040066738A1 (en)  Method and apparatus for encoding/framing for modulated signals over impulsive channels  
JP3748550B2 (en)  Interleaving device and method for symbol mapping in High Speed Downlink Packet Access mobile communication system  
KR100689551B1 (en)  Method and apparatus for transmitting and receiving in cdma mobile communication system  
EP1189380B1 (en)  Transmission method and system with unequal error protection  
US20050216821A1 (en)  Mapping method for encoded bits using LDPC code, transmitting and receiving apparatuses employing this method, and program for executing this method  
AU758813B2 (en)  Transmitting packet data in mobile communications systems 
Legal Events
Date  Code  Title  Description 

STCF  Information on status: patent grant 
Free format text: PATENTED CASE 