US20090296310A1 - Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors - Google Patents

Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors Download PDF

Info

Publication number
US20090296310A1
US20090296310A1 US12/132,316 US13231608A US2009296310A1 US 20090296310 A1 US20090296310 A1 US 20090296310A1 US 13231608 A US13231608 A US 13231608A US 2009296310 A1 US2009296310 A1 US 2009296310A1
Authority
US
United States
Prior art keywords
electrically conductive
substrate
conductive material
plurality
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/132,316
Inventor
Azuma Chikara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US12/132,316 priority Critical patent/US20090296310A1/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AZUMA, CHIKARA
Publication of US20090296310A1 publication Critical patent/US20090296310A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
    • H01G2/00Details of capacitors not covered by a single one of groups H01G4/00-H01G11/00
    • H01G2/02Mountings
    • H01G2/06Mountings specially adapted for mounting on a printed-circuit support
    • H01G2/065Mountings specially adapted for mounting on a printed-circuit support for surface mounting, e.g. chip capacitors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/002Details
    • H01G4/018Dielectrics
    • H01G4/06Solid dielectrics
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/30Stacked capacitors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/023Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
    • H05K1/0231Capacitors or dielectric substances
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/162Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. IMC (insert mounted components)
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/429Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73257Bump and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19106Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0183Dielectric layers
    • H05K2201/0187Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10643Disc shaped leadless component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4602Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4688Composite multilayer circuits, i.e. comprising insulating layers having different properties
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.

Abstract

A capacitive precursor (100) and packaged semiconductor devices therefrom includes a substrate (105), a plurality of electrically conductive material layers (111-118) stacked on the substrate (105). The plurality of electrically conductive layers (111-118) provide first and second patterns (200 and 250). The first patterns (200) each include at least a first pair of overlaying areas free of the electrically conductive material, and the second patterns (250) each include at least a second pair of overlaying areas free of the electrically conductive material. The first pair of areas overlay areas of the second pattern having the electrically conductive material and the second pair of areas overlay areas of the first pattern having the electrically conductive material. A plurality of dielectric layers (101-107) are interposed between neighboring electrically conductive material layers (111-118) for electrical isolation. One or more capacitive precursors can be dropped onto or into a board and during assembly of a packaged semiconductor device and have electrically conducting layers associated with its respective plates connected together to form a capacitor during assembly using conventional assembly steps.

Description

    FIELD
  • Embodiments of the invention are related to integrated circuits (ICs), and particularly to chip capacitors and packaged semiconductors having one or more chip capacitors therein.
  • BACKGROUND
  • Packaged semiconductors can be embodied as single die packages or multi-chip packages. On example of single chip packages is a chip scale package (CSP).
  • Multichip packages include multichip modules (MCM) and System-in-a-Package or System in Package (SIP). As commonly used and defined herein, a plurality of die mounted on the same plane (e.g. the cavity substrate) is referred to as a MCM, whereas vertically stacked die stacking is referred to as a SIP.
  • The MCM or SIP performs all or most of the functions of an electronic system, such as the functions required by a cellular phone or music player. An exemplary SIP generally comprises several chips, such as a specialized processor, dynamic random access memory (DRAM), flash memory, and passive components, such as resistors, capacitors and in some case inductors, all mounted on the same substrate (e.g. a multi-layer printed circuit board (PCB)). This means that a complete functional unit can be built in a single multi-chip package, so that few external components are needed for system operation.
  • In certain applications, packaged semiconductors need high value capacitors, such as for power supply decoupling to minimize switching noise in certain electronic systems. To realize such high value capacitors, conventionally, an embedded capacitor is used. Conventional embedded capacitors are realized using a stack up structure comprising a plurality of stacked metal layers having dielectric layers therebetween and via connections between the metal layers formed on a conventional multi-layer PCB substrate, such as FR4 or BT.
  • SUMMARY
  • This Summary is provided to comply with 37 C.F.R. §1.73, requiring a summary of the invention briefly indicating the nature and substance of the invention. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
  • Conventional embedded stack up structure capacitors require an interconnect be formed between the metal stack up layers for each capacitor plate, and thus require a plurality of interconnect steps. In addition, a step is needed to electrically connect the stack up capacitor(s) to an electrically conducting (e.g. copper) layer on the PCB substrate (e.g. FR4). Therefore, the process to form conventional stack up structure capacitors involves a large number of processing steps. Moreover, the dielectric between the metal layers is generally the dielectric substrate material (e.g. FR4) which is known to have a relatively low dielectric constant, thus requiring a wide metal area to achieve reasonable capacitance values.
  • Embodiments of the present invention substantially solve the problems of incorporating discrete capacitors in the packaged semiconductor device by dropping a pre-formed capacitor precursor, which as defined herein is a multilevel metal structure having dielectric between the respective electrically conductive (e.g. metal) layers, but lacks electrical connection between the electrically conductive layers, onto a PCB substrate surface during assembly. The substrate surface can be a top or bottom surface of a multi-layer PCB, or embedded within one of the layers the multi-layer PCB.
  • The dielectric layers can be high k dielectric layers which helps limit the necessary area to realize a desired capacitance value. Alternatively, the dielectric layers can have a relatively low k value, but can provide high dielectric strength. After dropping one or more pre-formed capacitor precursors according to embodiments of the invention onto or into the substrate, the metal layers of respective plates of the pre-formed capacitor precursor are electrically connected by standard printed circuit board manufacturing comprising forming vias (e.g. by drilling holes) and filing the vias with an electrically conductive material (e.g. copper). The filled vias also serve the purpose of electrically connecting the capacitor plates to electrically conductive contact regions on the substrate material, and can be drilled and filled along with other vias on the PCB.
  • DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is a cross sectional depiction of a chip capacitive precursor according to an embodiment of the invention.
  • FIG. 1B is a cross sectional depiction of a chip capacitive precursor according to another embodiment of the invention further comprising a feed through adapted structure for routing electrical connections through the capacitive precursor and the capacitor formed therefrom.
  • FIGS. 2A and B show exemplary designs for odd electrically conductive layers, such as the odd numbered layers shown in FIGS. 1A and B, and an exemplary design for even layers shown in FIGS. 1A and B, according to another embodiment of the invention.
  • FIG. 3A shows a depiction of a single capacitor precursor showing electrically conductive material free areas for accommodating drill holes or vias within for completing the chip capacitor during assembly processing.
  • FIG. 3B shows a depiction of a plurality of capacitive precursors on a common substrate that can be provided after dicing a larger structure, or in another embodiment as an un-diced structure, according to yet an embodiment of the invention.
  • FIG. 4 is a cross sectional depiction of a capacitor precursor following drilling to form vias, according to an embodiment of the invention.
  • FIG. 5A is a cross sectional depiction of a chip scale package (CSP) comprising an integrated circuit die and a pair of chip capacitors, according to an embodiment of the invention.
  • FIG. 5B is a cross sectional depiction of a system-in-package (SIP) comprising a plurality of integrated circuit die stacked on one another having a dielectric material therebetween. At least one of the integrated circuit die coupled to chip capacitors according to an embodiment of the invention is disposed on a PCB surface.
  • FIG. 6A is a cross sectional depiction of a multi-chip module (MCM) comprising a plurality of integrated circuit die arranged on a surface of a multi-layer PCB substrate. The integrated circuit die are each coupled to diced embedded capacitors, according to an embodiment of the invention.
  • FIG. 6B is a cross sectional depiction of a multi-chip module (MCM) comprising a plurality of integrated circuits arranged on a surface of a multi-layer PCB substrate. The integrated circuit die are each coupled to embedded chip capacitors, wherein the embedded capacitors occupy an entire layer of the PCB, according to an embodiment of the invention.
  • FIG. 7A-D provide steps with respective cross sectional views for an exemplary method according to an embodiment of the invention for assembling a packaged semiconductor having embedded capacitors.
  • DETAILED DESCRIPTION
  • The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the instant invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the invention. One having ordinary skill in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.
  • As defined herein, a chip capacitor is a multilayer monolithic capacitor constructed in chip form, with metallized terminations for each plate of the capacitor to facilitate direct bonding on hybrid integrated circuits, such as those built on PCB substrates. As described above, one or more preformed chip capacitor precursors are first fabricated. Precursors become completed capacitors during assembly by placing/dropping the capacitive precursor on a PCB substrate surface or on a internal layer of a multi-layer PCB laminate substrate using conventional assembly processing including drilling vias and filling the vias with an electrically conductive material (e.g. copper). To avoid confusion, as used herein, the process to form the capacitive precursor is referred to as fabrication, while the processing to convert the capacitor precursor to the chip capacitor after dropping onto the board substrate is referred to herein as part of assembly processing.
  • In one embodiment of the invention, the substrate for the precursor capacitor can be a PCB substrate, such as FR4 or BT, or a ceramic substrate, wherein one or more preformed chip capacitor precursors are generally preformed using a fabrication process comprising conventional PCB manufacturing techniques. The capacitor precursor fabricated becomes a chip capacitor during assembly by dropping the precursor into or onto a board and electrically connecting the electrically conducting (e.g. metal) layers together associated with each of the respective capacitor plates. In one embodiment, the capacitor precursor becomes a chip capacitor in the assembly process using standard PCB manufacturing comprising forming vias (e.g. by drilling holes in the capacitor precursor) and filing the vias with an electrically conductive material (e.g. copper). The filled vias can also serve the purpose of electrically connecting the capacitor plates to electrically conductive contact regions on the board substrate, and in one embodiment are be drilled and filled along with other vias on the substrate.
  • In another embodiment of the invention, the substrate for the capacitive precursor to be fabricated can be an integrated circuit substrate (e.g. silicon wafer). In this embodiment, a plurality of chip capacitor precursors are generally simultaneously fabricated using conventional integrated circuit fabrication techniques (e.g. metal and dielectric deposition, and etching). The chip precursor fabrication process can optionally include the formation of through substrate vias (TSVs). As with the PCB substrate fabrication embodiment for the chip capacitor precursor, the fabricated integrated circuit substrate-based capacitor precursor is dropped into (in the case of embedded) or onto a board substrate surface and has its metal layers associated with respective plates of the capacitor electrically coupled by filing the vias with an electrically conductive material (e.g. copper). The filled vias can also serve the purpose of electrically connecting the capacitor plates to electrically conductive contact regions on the board substrate, and can be filled along with other vias on the board substrate.
  • FIG. 1A is a cross sectional depiction of a chip capacitive precursor 100 according to an embodiment of the invention. Capacitive precursor 100 comprises a substrate 105, and a plurality of electrically conducting layers (e.g. metal comprising or N+ or P+ layers) 111-118 and dielectric layers 101-107 thereon including respective dielectric layers between neighboring ones of the plurality of electrically conducting (e.g. metal comprising or P+ or N+) layers 111-118 for electrical isolation therebetween. In one embodiment, the plurality of electrically conducting layers 111-118 can comprise alternating first and second patterns, such as pattern 200 shown in FIG. 2A and pattern 250 shown in FIG. 2B. Layers 112, 114, 116 and 118 provide a first pattern or first patterns which each include electrically conducting material-free areas 120 which overlay electrically conducting layers 111, 113, 115 and 117. Layers 111, 113, 115 and 117 provide a second pattern or second patterns which each include electrically conductive material-flee areas 119 which overlay metal comprising areas of the first pattern in layers 112, 114, 116, and 118. Capacitive precursor 100 does not have any electrical connection between any of the electrically conducting layers 111-118.
  • As described below, during assembly, further processing is performed on capacitive precursor 100, including at least via filling. After dropping the capacitive precursor 100 on a surface of or to be embedded within a layer of a multilayer PCB (e.g. FR4), a first via is formed in area 119 and a second via is formed in area 120, wherein the vias are generally filled in assembly with a metal comprising material (e.g. plated with copper) to complete the chip capacitor. In the completed chip capacitor, filled vias formed in areas 119 and 120 are used to electrically connect together layers 112, 114, 116, and 118 and 111, 113, 115 and 117, which serves as a first capacitor plate and a second capacitor plate, respectively.
  • As noted above, in one embodiment, substrate 105 can be a multi-layer PCB substrate, such as polymer-based FR4 or BT, or a ceramic-based substrate. In this embodiment, the chip capacitor precursor 100 is generally fabricated using a stack up structure having a dielectric adhesive material placed between the respective PCR layers, using conventional PCB manufacturing techniques (e.g. drilling, filling). In another embodiment, substrate 105 is a conventional integrated circuit substrate (e.g. silicon wafer), wherein the chip capacitor or chip capacitors is/are generally fabricated using conventional integrated circuit fabrication techniques (e.g. deposition of dielectric and metal and etching (e.g. plasma etching or RIE).
  • The dielectric layers 101-107 can comprise a variety of dielectric materials. In certain embodiments, such as for certain embodiments of the laminate embodiment for the capacitive precursor, the dielectric material is that of the PCB board, such as FR4 or BT (k of about 4.2 to 4.8). In another embodiment, the dielectric layer comprises a material having a k≧50, such as BNZ (Bi—Nb—Zn) which provides a k value of about 170-220. In yet another embodiment, the dielectric material is a high dielectric strength material, particularly for high voltage applications. FIG. 1B is a cross sectional depiction of a chip capacitive precursor 150 according to an embodiment of the invention further comprising a feed through adapted structure 123 for routing electrical connections (e.g. pin routing) through the capacitive precursor and the capacitor formed therefrom. For example, the electrically conductive material free common area defined by structure 123 can be used for a pin routing interconnect that goes through the capacitor structure, but is otherwise unrelated to the capacitive precursor or later completed capacitive structure. The area of the structure 123 should generally be in the range of from 0.05 to 0.5 mm, such as 0.1 to 0.3 mm and the region around the drilled region designed to allow clearance and tolerancing for drill processing. The region around the drilled region generally includes a larger diameter via landing area (e.g. 2 times the drill diameter).
  • FIGS. 2A and 2B show exemplary designs 200 and 250, respectively, for odd electrically conducting layers, such as layers 111, 113, 115 and 117, and even layers, such as layers 112, 114, 116 and 118. Layers 111, 113, 115 and 117 which will form one plate of the chip capacitor (after assembly) can use the pattern (e.g. metal pattern) shown in FIG. 2A, using any one (or more than one) of the electrically conductive material free areas 120. Similarly, layers 112, 114, 116 and 118 which will form the other plate of the chip capacitor (after assembly) can use the pattern (e.g. metal pattern) shown in FIG. 2B, using any one (or more than one) of the electrically conductive material free areas 119. For the stack up embodiment, the area of the electrically conductive material free areas 119 and 120 are generally large enough to accommodate drill holes within. The exemplary designs shown in FIGS. 2A and 2B include optional feed through adapted structure 123 for routing electrical connections through the capacitive precursor and the capacitor formed therefrom.
  • In one embodiment, the electrically conductive material (e.g. metal) patterns, and the locations of electrically conductive material free areas 119 and 120 and optionally electrically conductive material free area 123 can be designed to match an intended metal interconnect pattern on the board substrate the capacitive precursor will be dropped onto. As described below relative to FIG. 3B, the capacitive precursor can comprise a plurality of capacitive precursors on a common substrate 350. In this embodiment, the location of the electrically conductive material free areas 119 and 120 and optionally electrically conductive material-free area 123 for each capacitor precursor can be designed to match an intended metal interconnect pattern on the board substrate, in which each of the capacitive precursors will be dropped onto.
  • The fabricated capacitive precursor can be diced into structures comprising single capacitor precursors, diced into structures comprising a plurality of capacitive precursors, or a combination of single capacitor precursors and a plurality of capacitive precursors. FIG. 3A shows a depiction of a single capacitor precursor 300 showing electrically conductive material-free areas 119 and 120 for accommodating drill holes within. Typically, following fabrication, a plurality of single capacitor precursors 300 are generated by dicing. FIG. 3B shows a depiction of a plurality of capacitive precursors on a common substrate 350 that can be provided after dicing a larger structure (e.g. including other capacitive precursors), or in another embodiment as an un-diced structure. Capacitive precursor 350 comprises five (5) capacitor precursors 301, 302 and 303, 304 and 305, each showing electrically conductive material free areas 119 and 120 for accommodating drill holes within. Capacitive precursors 304 and 305 include optional feed through adapted structure 123 for routing electrical connections through the capacitive precursor and the capacitor formed therefrom.
  • FIG. 4 is a cross sectional depiction of a capacitor precursor 400 following drilling or etching in the case of TSV processing to form vias 119 and 120. In one embodiment, a multi-layer laminate is fabricated using a substrate layer stack up process. Vias 119 and 120 are shown extending from top to bottom of capacitor precursor 400. Following dropping onto a board during assembly, the vias are generally plated with a metal (e.g. copper) which connects the respective metal layers for each plate of the chip capacitor, and the chip capacitor to an electrically conductive trace on the board substrate.
  • FIG. 5A is a cross sectional depiction of a chip scale package (CSP) 500 comprising an integrated circuit die 502. CSP 500 comprises a first substrate 520, such as multi-layer laminate PCB substrate having dielectric adhesive between the respective e layers, and a first metal comprising interconnect material 506 on the top and bottom surface of first substrate 520. Vias through first substrate 520 which are present are not shown for simplicity. CSP 500 includes bond wires 532, mold compound 538, and solder balls 546. Chip capacitors according to an embodiment of the invention 528, such as formed in assembly by capacitor precursors 400 shown in FIG. 4 to form vias and filling the resulting vias with a metal (e.g. copper) are shown on the top surface and the bottom surface of the first substrate 520. As known in the art, drilling can comprise conventional mechanical drilling or laser drilling methods or the like. In one embodiment the chip capacitor 528 comprises a decoupling capacitor connected a power supply terminal for the die 502 and a ground for the die 502.
  • FIG. 5B is a cross sectional depiction of a system-in-package (SIP) 550 comprising a 3 die SIP configuration employing both wirebonding and flip chip bonding. SIP 550 comprises a first substrate 520, such as multi-layer PCB substrate having dielectric adhesive between the substrate layers, and a first metal comprising interconnect material (not shown) on the first substrate 520. A plurality of integrated circuit die shown as die 1, die 2 and die 3 are stacked on one another. SIP 500 includes bond wires 532, mold compound 538, flip-chip balls 542 and solder balls 546. Chip capacitors according to an embodiment of the invention 528, such as formed in assembly by drilling capacitor precursors 400 shown in FIG. 4 to form vias and filling the resulting vias with a metal (e.g. copper) are shown on the top surface and the bottom surface of the first substrate 520. In one embodiment the chip capacitor 528 comprises a decoupling capacitor connected a power supply terminal for the SIP and a ground for the SIP.
  • FIG. 6A is a cross sectional depiction of a multi-chip module (MCM) 600 comprising a plurality of integrated circuits 601 and 602 arranged on a surface of a multi-layer PCB substrate 620. The integrated circuit die are each coupled to respective diced embedded capacitors 611 and 612 which are disposed on the second layer of the substrate 620, according to an embodiment of the invention. Since embedded capacitors are pre-fabricated as described above, embedded capacitors 611 and 612 can include a high k dielectric material. The layers of the substrate 620 can comprise a dielectric material, such as FR4. Through drilled vias 618 filled with a metal (e.g. copper) couple metal 621 on the topside of the substrate 620 to metal 622 on the bottom side of the substrate and complete the precursor capacitor to become chip capacitors. The die 601 and 602 are shown coupled to chip capacitors 611 and 612, respectively.
  • FIG. 6B is a cross sectional depiction of a multi-chip module (MCM) 650 comprising a plurality of integrated circuits 651 and 652 arranged on a surface of a multi-layer PCB substrate 620. The integrated circuit die are each coupled to embedded chip capacitors according to an embodiment of the invention 661, 662, 663, wherein the embedded capacitors occupy an entire layer of the PCB, the according to an embodiment of the invention. A metal filled through drilled via 671 is shown which provides an electrical connection between the metal 621 on the top of the substrate and the metal 622 on the bottom of the substrate.
  • FIG. 7A-D provide steps with respective cross sectional views for an exemplary method according to an embodiment of the invention for assembling a packaged semiconductor having embedded capacitors positioned within a layer of a multi-layer PCB substrate. The exemplary packaged semiconductor is the MCM 600 shown in FIG. 6A. FIG. 7A shows a multilayer PCB substrate having cut out regions formed by removing board material in a portion of a layer of a multilayer laminate substrate. FIG. 7B shows a generally planar structure after dropping diced precursor capacitors according to an embodiment of the invention into the cut out regions. FIG. 7C shows the structure after constructing a build up layer including a surface pre-preg layer. FIG. 7D shows the resulting structure after drilling to form vias which when filled will provide electrical contact to plates of the embedded capacitor components. After metallization to fill the vias and form the top side metal on the substrate, dies are attached, and bond wires placed, result in the formation of MCM 600 shown in FIG. 6A.
  • An exemplary method of assembling a packaged semiconductor according to an embodiment of the invention having one or more chip capacitors in a top or bottom surface of a PCB substrate is now described. The packaged semiconductor comprises a PCB substrate, at least one integrated circuit on the PCB substrate, and at least one chip capacitor die having first and second capacitor plates coupled to the integrated circuit on the PCB substrate. The first substrate can be multi-layer PCB and have electrically conductive contact regions thereon, generally on its top and bottom surface. The method comprises dropping at least one pre-formed capacitor precursor die according to an embodiment of the invention and the integrated circuit die on the same or opposite sides of the PCB substrate. If the pre-formed capacitor precursor die lacks at least a first pair of vias for providing an electrical contact between capacitor plates of the chip capacitor, following dropping, at least a first pair of vias are formed in the pre-formed capacitor precursor die. The first pair of vias are then filled with an electrically conductive material (e.g. plated with copper) to form the chip capacitor, wherein the filling of the vias provides both an electrical contact between the capacitor plates of the chip capacitor and the electrically conductive contact regions on the top and generally also the bottom surface of the PCB substrate.
  • In one embodiment, alignment for the drill process to form the vias can be an automated “blind” process. The blind alignment process is generally needed in the case of embedded capacitors according to embodiments of the invention. Positioning data for the particular packaged semiconductor device including lateral and optionally vertical coordinates relative to some reference on the PCB (a particular corner of the board or a bushing in the board) for mechanical alignment to the via landing locations for the respective capacitive precursors is stored. Drilling can proceed to drill the via landing locations based on the stored positioning data. Drilling can be guided to the proper depth based on vertical position coordinates.
  • In another embodiment of the invention, the drill process to form the vias can be a “sighted” process based at least in part on observable surface features. The sighted process is generally possible when chip capacitor precursors according to embodiments of the invention are dropped on the top or bottom of the board. As with the blind process described above, drilling can be guided to the proper depth based on stored vertical position coordinates.
  • Depending on application, capacitive precursors according to embodiments of the invention can be standardized designs or custom designed. In the case of custom designs, given a desired capacitance value, area available, and placement on or embedded in a board, custom capacitor precursors can be designed to provide the desired capacitance value.
  • While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.
  • Although the invention has been illustrated and described with respect to one or more implementations, equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, systems, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary implementations of the invention. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. Furthermore, to the extent that the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are used in either the detailed description and/or the claims, such terms are intended to be inclusive in a manner similar to the term “comprising.”
  • The Abstract of the Disclosure is provided to comply with 37 C.F.R. §1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the following claims.

Claims (31)

1. A capacitive precursor, comprising:
a substrate;
a plurality of electrically conductive material layers stacked on said substrate, said plurality of electrically conductive material layers comprising first and second patterns, wherein said first patterns each comprise at least a first pair of overlaying areas free of said electrically conductive material, and said second patterns each comprise at least a second pair of overlaying areas free of said electrically conductive material, wherein said first pair of areas overlay areas of said second pattern having said electrically conductive material and said second pair of areas overlay areas of said first pattern having said electrically conductive material, and
a plurality of dielectric layers including respective ones of said plurality of dielectric layers between neighboring ones of said plurality of electrically conductive material layers,
wherein said plurality of electrically conductive material layers are electrically isolated from one another by said dielectric layers.
2. The capacitive precursor of claim 1, wherein said substrate comprises a polymer or a ceramic printed circuit board (PCB).
3. The capacitive precursor of claim 1, wherein said substrate comprises silicon.
4. The capacitive precursor of claim 1, wherein said electrically conductive material comprises at least one metal.
5. The capacitive precursor of claim 1, wherein at least one of said plurality of dielectric layers comprise a material having a k≧50.
6. The capacitive precursor of claim 1, wherein said first pair of areas and second pair of areas are between 0.05 mm to 0.5 mm.
7. The capacitive precursor of claim 1, wherein said first and second patterns both further comprise at least one common overlaying area that is free of said electrically conductive material.
8. The capacitive precursor of claim 1, comprising a plurality of said capacitive precursors on said substrate.
9. The capacitive precursor of claim 8, wherein said first and second patterns both further comprise at least one common overlaying area that is free of said electrically conductive.
10. A packaged semiconductor device, comprising:
a first printed circuit board (PCB) substrate;
first electrically conductive interconnect material on said first substrate;
at least one integrated circuit die on said first substrate coupled to said first interconnect;
at least one chip capacitor on a surface of said first substrate or embedded within said first substrate, said chip capacitor comprising:
a second substrate;
a plurality of electrically conductive material layers stacked on said second substrate, said plurality of electrically conductive material layers comprising first and second patterns, wherein said first patterns each comprise at least a first pair of overlaying areas free of said electrically conductive material, and said second patterns each comprise at least a second pair of overlaying areas free of said electrically conductive material, wherein said first pair of areas overlay areas of said second pattern having said electrically conductive material and said second pair of areas overlay areas of said first pattern having said electrically conductive material;
a plurality of dielectric layers including respective ones of said plurality of dielectric layers between neighboring ones of said plurality of electrically conductive layers; and
at least a first pair of vias formed in said first pair of areas free of said electrically conductive material filled with a second electrically conductive material which provides an electrical contact between said plurality of electrically conductive material layers comprising said first pattern and said plurality of electrically conductive material layers comprising said second pattern to provide respective capacitor plates of said chip capacitor,
wherein said first electrically conductive material is coupled to contact regions of said interconnect material on said first electrically conductive material.
11. The packaged semiconductor device of claim 10, wherein said integrated circuit die comprises a plurality of said integrated circuit die stacked on one another, whereby said packaged semiconductor device comprises a system in package (SIP).
12. The packaged semiconductor device of claim 10, wherein said integrated circuit die comprises a plurality of said integrated circuit die in a coplanar arrangement on a surface of said first substrate, whereby said packaged semiconductor device comprises a multi-chip module (MCM).
13. The packaged semiconductor device of claim 10, wherein said chip capacitor comprises a decoupling capacitor connected a power supply terminal of said integrated circuit die and a ground for said integrated circuit die.
14. The packaged semiconductor device of claim 10, wherein said second substrate comprises a polymer or a ceramic printed circuit board (PCB).
15. The packaged semiconductor device of claim 10, wherein said second substrate comprises silicon.
16. The packaged semiconductor device claim 10, wherein at least one of said plurality of dielectric layers comprise a material having a k≧50.
17. The packaged semiconductor device claim 10, wherein said chip capacitor is on said surface of said first substrate.
18. The packaged semiconductor device claim 10, wherein said chip capacitor is embedded within said first substrate.
19. The packaged semiconductor device of claim 10, wherein said first and second patterns both further comprise at least one common overlaying area that is free of said electrically conductive material, wherein said common overlaying area that is free of said electrically conductive material is filled with said first electrically conductive material and is operable to provide a through via connection between said first electrically conductive interconnect material on a top surface of said first substrate to a second electrically conductive interconnect material on a bottom surface of said first substrate.
20. A method of assembling a packaged semiconductor device comprising a first board substrate, at least one integrated circuit die on said first substrate, and at least one chip capacitor die having first and second capacitor plates coupled to said integrated circuit die on or embedded within said first substrate, said first substrate having electrically conductive contact regions thereon, comprising:
dropping a pre-formed capacitor precursor on a surface of said first substrate or within said first substrate;
dropping said integrated circuit die on either of said first substrate;
if said pre-formed capacitor precursor lacks at least a first pair of vias for providing an electrical contact between capacitor plates of said chip capacitor, following said dropping said pre-formed capacitor precursor, forming at least a first pair of vias in said pre-formed capacitor precursor; and
filling said first pair of vias with an electrically conductive material to form said chip capacitor, wherein said filling of said vias provides an electrical contact between said first and second capacitor plates of said chip capacitor and said electrically conductive contact regions on said first substrate.
21. The method of claim 20, wherein said pre-formed capacitor precursor comprises:
a second substrate;
a plurality of electrically conductive material layers stacked on said second substrate, said plurality of electrically conductive material layers comprising first and second patterns, wherein said first patterns each comprise at least a first pair of overlaying areas free of said electrically conductive material, and said second patterns each comprise at least a second pair of overlaying areas free of said electrically conductive material, wherein said first pair of areas overlay areas of said second pattern having said electrically conductive material and said second pair of areas overlay areas of said first pattern having said electrically conductive material;
a plurality of dielectric layers including respective ones of said plurality of dielectric layers between neighboring ones of said plurality of metal layers; and
wherein said plurality of electrically conductive material layers are electrically isolated from one another by said dielectric layers.
22. The method of claim 21, wherein said second substrate comprises a printed circuit board (PCB) substrate having a plurality of laminate layers, wherein said method includes said forming step, said forming step comprising drilling.
23. The method of claim 22, wherein an entire one of said at least one of said plurality of laminate layers for said PCB is provided by said pre-formed capacitor precursor.
24. The method of claim 20, wherein said pre-formed capacitor precursor comprises at least one pre-formed capacitor precursor die.
25. The method of claim 20, wherein said second substrate comprises a printed circuit board (PCB) substrate having a plurality of laminate layers, and said pre-formed capacitor precursor die is embedded in at least one of said plurality of laminate layers.
26. The method of claim 21, wherein said second substrate comprises an integrated circuit substrate.
27. The method of claim 26, wherein said integrated circuit substrate comprises silicon.
28. The method of claim 21, wherein at least one of said plurality of dielectric layers comprise a material having a k≧50.
29. The method of claim 20, wherein said forming said vias comprises drilling.
30. The method of claim 29, wherein said drilling is guided at least in part by stored position data for said packaged semiconductor device.
31. The method of claim 29, wherein said drilling is guided at least in part by an on observable surface feature.
US12/132,316 2008-06-03 2008-06-03 Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors Abandoned US20090296310A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/132,316 US20090296310A1 (en) 2008-06-03 2008-06-03 Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US12/132,316 US20090296310A1 (en) 2008-06-03 2008-06-03 Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors
US13/305,181 US20120081832A1 (en) 2008-06-03 2011-11-28 Chip Capacitor Precursors
US13/305,196 US9119321B2 (en) 2008-06-03 2011-11-28 Assembly method for converting the precursors to capacitors
US14/798,538 US9743530B2 (en) 2008-06-03 2015-07-14 Chip capacitors

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US13/305,196 Division US9119321B2 (en) 2008-06-03 2011-11-28 Assembly method for converting the precursors to capacitors
US13/305,181 Division US20120081832A1 (en) 2008-06-03 2011-11-28 Chip Capacitor Precursors

Publications (1)

Publication Number Publication Date
US20090296310A1 true US20090296310A1 (en) 2009-12-03

Family

ID=41379513

Family Applications (4)

Application Number Title Priority Date Filing Date
US12/132,316 Abandoned US20090296310A1 (en) 2008-06-03 2008-06-03 Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors
US13/305,181 Abandoned US20120081832A1 (en) 2008-06-03 2011-11-28 Chip Capacitor Precursors
US13/305,196 Active 2030-02-17 US9119321B2 (en) 2008-06-03 2011-11-28 Assembly method for converting the precursors to capacitors
US14/798,538 Active 2028-06-28 US9743530B2 (en) 2008-06-03 2015-07-14 Chip capacitors

Family Applications After (3)

Application Number Title Priority Date Filing Date
US13/305,181 Abandoned US20120081832A1 (en) 2008-06-03 2011-11-28 Chip Capacitor Precursors
US13/305,196 Active 2030-02-17 US9119321B2 (en) 2008-06-03 2011-11-28 Assembly method for converting the precursors to capacitors
US14/798,538 Active 2028-06-28 US9743530B2 (en) 2008-06-03 2015-07-14 Chip capacitors

Country Status (1)

Country Link
US (4) US20090296310A1 (en)

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080318410A1 (en) * 2007-06-22 2008-12-25 Jong-Taek Hwang Method of forming metal electrode of system in package
US20100109164A1 (en) * 2008-10-31 2010-05-06 Samsung Electronics Co., Ltd. Stacked integrated circuit package fabrication methods that use vias formed and filled after stacking, and related stacked integrated circuit package structures
US8216936B1 (en) * 2010-10-21 2012-07-10 Xilinx, Inc. Low capacitance electrical connection via
CN103426863A (en) * 2012-05-21 2013-12-04 国际商业机器公司 Via structure for three-dimensional circuit integration and method for forming the same
US20130322029A1 (en) * 2012-05-30 2013-12-05 Dror Hurwitz Multilayer electronic structure with integral faraday shielding
US20150348918A1 (en) * 2014-05-30 2015-12-03 Samsung Electro-Mechanics Co., Ltd. Package substrate, package, package on package and manufacturing method of package substrate
US20150380167A1 (en) * 2014-06-25 2015-12-31 Samsung Electro-Mechanics Co., Ltd. Thin film type capacitor element and method of manufacturing the same
US9257834B1 (en) 2015-02-13 2016-02-09 The Silanna Group Pty Ltd. Single-laminate galvanic isolator assemblies
US9299691B2 (en) 2012-11-30 2016-03-29 Enpirion, Inc. Semiconductor device including alternating source and drain regions, and respective source and drain metallic strips
US20160260795A1 (en) * 2015-03-03 2016-09-08 Renesas Electronics Corporation Method of manufacturing semiconductor device
US9509217B2 (en) 2015-04-20 2016-11-29 Altera Corporation Asymmetric power flow controller for a power converter and method of operating the same
US9536938B1 (en) 2013-11-27 2017-01-03 Altera Corporation Semiconductor device including a resistor metallic layer and method of forming the same
US9615452B1 (en) * 2012-05-10 2017-04-04 Cree Fayetteville, Inc. Silver filled trench substrate for high power and/or high temperature electronics
US9627028B2 (en) 2010-12-17 2017-04-18 Enpirion, Inc. Power converter for a memory module
US9673192B1 (en) 2013-11-27 2017-06-06 Altera Corporation Semiconductor device including a resistor metallic layer and method of forming the same
US9680008B2 (en) 2004-01-29 2017-06-13 Empirion, Inc. Laterally diffused metal oxide semiconductor device and method of forming the same
US9852941B2 (en) 2014-10-03 2017-12-26 Analog Devices, Inc. Stacked conductor structure and methods for manufacture of same
US10020739B2 (en) 2014-03-27 2018-07-10 Altera Corporation Integrated current replicator and method of operating the same
US10103627B2 (en) 2015-02-26 2018-10-16 Altera Corporation Packaged integrated circuit including a switch-mode regulator and method of forming the same

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090296310A1 (en) * 2008-06-03 2009-12-03 Azuma Chikara Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors
US20130334657A1 (en) * 2012-06-15 2013-12-19 Taiwan Semiconductor Manufacturing Co., Ltd. Planar interdigitated capacitor structures and methods of forming the same
WO2015189903A1 (en) * 2014-06-09 2015-12-17 三菱電機株式会社 Semiconductor package production method and semiconductor package
JP6019367B2 (en) * 2015-01-13 2016-11-02 株式会社野田スクリーン Semiconductor device

Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3394386A (en) * 1966-09-12 1968-07-23 Vitramon Inc Method of calibrating electrical components
US4864465A (en) * 1988-05-10 1989-09-05 The United States Of America Viad chip capacitor and method for making same
US5745334A (en) * 1996-03-25 1998-04-28 International Business Machines Corporation Capacitor formed within printed circuit board
US6072690A (en) * 1998-01-15 2000-06-06 International Business Machines Corporation High k dielectric capacitor with low k sheathed signal vias
US6327134B1 (en) * 1999-10-18 2001-12-04 Murata Manufacturing Co., Ltd. Multi-layer capacitor, wiring board, and high-frequency circuit
US6344961B1 (en) * 1999-11-19 2002-02-05 Murata Manufacturing Co., Ltd Multi-layer capacitator, wiring substrate, decoupling circuit, and high-frequency circuit
US6351369B1 (en) * 1999-11-19 2002-02-26 Murata Manufacturing Co., Ltd Multi-layer capacitor, wiring substrate, decoupling circuit, and high-frequency circuit
US20020027773A1 (en) * 1999-04-05 2002-03-07 Howard L. Davidson Sub-package bypass capacitor mounting for an array packaged integrated circuit
US6407907B1 (en) * 1999-12-28 2002-06-18 Tdk Corporation Multilayer ceramic capacitor
US20020158307A1 (en) * 2000-04-14 2002-10-31 Kazuyoshi Honda Laminated body, capacitor, electronic part, and method and device for manufacturing the laminated body, capacitor, and electronic part
US6556420B1 (en) * 1999-12-27 2003-04-29 Murata Manufacturing Co., Ltd. Wiring connection structure of laminated capacitor and decoupling capacitor, and wiring board
US6794729B2 (en) * 2001-03-01 2004-09-21 Nec Corporation Stacked capacitor and method of forming the same as well as semiconductor device using the same and circuit board using the same
US6801422B2 (en) * 1999-12-28 2004-10-05 Intel Corporation High performance capacitor
US6847527B2 (en) * 2001-08-24 2005-01-25 3M Innovative Properties Company Interconnect module with reduced power distribution impedance
US6888218B2 (en) * 1998-10-02 2005-05-03 The Raytheon Company Embedded capacitor multi-chip modules
US6905936B2 (en) * 2002-10-08 2005-06-14 Ngk Spark Plug Co., Ltd. Multi-layer capacitor and method for producing the same
US7049692B2 (en) * 2003-03-11 2006-05-23 Fujitsu Limited Stacked semiconductor device
US20060198079A1 (en) * 2005-03-07 2006-09-07 Samsung Electro-Mechanics Co., Ltd. Embedded multilayer chip capacitor and printed circuit board having the same
US7149072B2 (en) * 2004-11-04 2006-12-12 Samsung Electro-Mechanics Co., Ltd. Multilayered chip capacitor array
US7164197B2 (en) * 2003-06-19 2007-01-16 3M Innovative Properties Company Dielectric composite material
US7247932B1 (en) * 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US20070289771A1 (en) * 2006-06-02 2007-12-20 Hideki Osaka Semiconductor device
US7345246B2 (en) * 2005-02-09 2008-03-18 Ngk Spark Plug Co., Ltd. Wiring board and capacitor to be built into wiring board
US20080239685A1 (en) * 2007-03-27 2008-10-02 Tadahiko Kawabe Capacitor built-in wiring board
US20080251285A1 (en) * 2007-04-10 2008-10-16 Motohiko Sato Capacitor and wiring board including the capacitor
US20080258259A1 (en) * 2007-04-23 2008-10-23 Hideki Osaka Semiconductor chip and semiconductor device
US20080277150A1 (en) * 2007-05-07 2008-11-13 Ngk Spark Plug Co., Ltd. Wiring board with built-in component and method for manufacturing the same
US20090266594A1 (en) * 2007-10-18 2009-10-29 Ibiden Co., Ltd. Wiring substrate and method of manufacturing the same
US7645675B2 (en) * 2006-01-13 2010-01-12 International Business Machines Corporation Integrated parallel plate capacitors
US20100134951A1 (en) * 2008-11-12 2010-06-03 Greatbatch Ltd. Electromagnetic interference filter and method for attaching a lead and/or a ferrule to capacitor electrodes
US7742314B2 (en) * 2005-09-01 2010-06-22 Ngk Spark Plug Co., Ltd. Wiring board and capacitor
US7742276B2 (en) * 2007-03-30 2010-06-22 Industrial Technology Research Institute Wiring structure of laminated capacitors
US20100163290A1 (en) * 2008-12-29 2010-07-01 Ibiden Co., Ltd. Printed wiring board and method for manufacturing the same
US7889509B2 (en) * 2005-09-01 2011-02-15 Ngk Spark Plug Co., Ltd. Ceramic capacitor
US7894202B2 (en) * 2006-08-09 2011-02-22 Murata Manufacturing Co., Ltd. Multilayer capacitor
US7893359B2 (en) * 2005-09-19 2011-02-22 Industrial Technology Research Institute Embedded capacitor core having a multiple-layer structure

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3292798B2 (en) * 1995-10-04 2002-06-17 三菱電機株式会社 Semiconductor device
JP2000031343A (en) * 1998-07-09 2000-01-28 Texas Instr Japan Ltd Semiconductor device
US6346743B1 (en) * 2000-06-30 2002-02-12 Intel Corp. Embedded capacitor assembly in a package
US6794273B2 (en) * 2002-05-24 2004-09-21 Fujitsu Limited Semiconductor device and manufacturing method thereof
DE102005049977B3 (en) * 2005-10-17 2007-04-05 Infineon Technologies Ag Tempering process for semi conductor compound plate involves fixing plate and plastics housing its underneath on holder and generating and maintaining temperature gradient for defined time interval until cooling to reduce risk of curvature
US20090296310A1 (en) * 2008-06-03 2009-12-03 Azuma Chikara Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors
JP2010114434A (en) * 2008-10-08 2010-05-20 Ngk Spark Plug Co Ltd Component built-in wiring board and method of manufacturing the same
JP2014103183A (en) * 2012-11-19 2014-06-05 Mitsubishi Electric Corp Electronic circuit, manufacturing method of the same, and electronic component
US9312198B2 (en) * 2013-03-15 2016-04-12 Intel Deutschland Gmbh Chip package-in-package and method thereof

Patent Citations (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3394386A (en) * 1966-09-12 1968-07-23 Vitramon Inc Method of calibrating electrical components
US4864465A (en) * 1988-05-10 1989-09-05 The United States Of America Viad chip capacitor and method for making same
US5745334A (en) * 1996-03-25 1998-04-28 International Business Machines Corporation Capacitor formed within printed circuit board
US5972053A (en) * 1996-03-25 1999-10-26 International Business Machines Corporation Capacitor formed within printed circuit board
US6072690A (en) * 1998-01-15 2000-06-06 International Business Machines Corporation High k dielectric capacitor with low k sheathed signal vias
US6888218B2 (en) * 1998-10-02 2005-05-03 The Raytheon Company Embedded capacitor multi-chip modules
US20020027773A1 (en) * 1999-04-05 2002-03-07 Howard L. Davidson Sub-package bypass capacitor mounting for an array packaged integrated circuit
US6327134B1 (en) * 1999-10-18 2001-12-04 Murata Manufacturing Co., Ltd. Multi-layer capacitor, wiring board, and high-frequency circuit
US6344961B1 (en) * 1999-11-19 2002-02-05 Murata Manufacturing Co., Ltd Multi-layer capacitator, wiring substrate, decoupling circuit, and high-frequency circuit
US6351369B1 (en) * 1999-11-19 2002-02-26 Murata Manufacturing Co., Ltd Multi-layer capacitor, wiring substrate, decoupling circuit, and high-frequency circuit
US6556420B1 (en) * 1999-12-27 2003-04-29 Murata Manufacturing Co., Ltd. Wiring connection structure of laminated capacitor and decoupling capacitor, and wiring board
US6678145B2 (en) * 1999-12-27 2004-01-13 Murata Manufacturing Co., Ltd. Wiring connection structure of laminated capacitor and decoupling capacitor, and wiring board
US6407907B1 (en) * 1999-12-28 2002-06-18 Tdk Corporation Multilayer ceramic capacitor
US6801422B2 (en) * 1999-12-28 2004-10-05 Intel Corporation High performance capacitor
US20020158307A1 (en) * 2000-04-14 2002-10-31 Kazuyoshi Honda Laminated body, capacitor, electronic part, and method and device for manufacturing the laminated body, capacitor, and electronic part
US7247932B1 (en) * 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US6794729B2 (en) * 2001-03-01 2004-09-21 Nec Corporation Stacked capacitor and method of forming the same as well as semiconductor device using the same and circuit board using the same
US6847527B2 (en) * 2001-08-24 2005-01-25 3M Innovative Properties Company Interconnect module with reduced power distribution impedance
US6905936B2 (en) * 2002-10-08 2005-06-14 Ngk Spark Plug Co., Ltd. Multi-layer capacitor and method for producing the same
US7049692B2 (en) * 2003-03-11 2006-05-23 Fujitsu Limited Stacked semiconductor device
US7164197B2 (en) * 2003-06-19 2007-01-16 3M Innovative Properties Company Dielectric composite material
US7149072B2 (en) * 2004-11-04 2006-12-12 Samsung Electro-Mechanics Co., Ltd. Multilayered chip capacitor array
US7345246B2 (en) * 2005-02-09 2008-03-18 Ngk Spark Plug Co., Ltd. Wiring board and capacitor to be built into wiring board
US20060198079A1 (en) * 2005-03-07 2006-09-07 Samsung Electro-Mechanics Co., Ltd. Embedded multilayer chip capacitor and printed circuit board having the same
US7742314B2 (en) * 2005-09-01 2010-06-22 Ngk Spark Plug Co., Ltd. Wiring board and capacitor
US7889509B2 (en) * 2005-09-01 2011-02-15 Ngk Spark Plug Co., Ltd. Ceramic capacitor
US7893359B2 (en) * 2005-09-19 2011-02-22 Industrial Technology Research Institute Embedded capacitor core having a multiple-layer structure
US7645675B2 (en) * 2006-01-13 2010-01-12 International Business Machines Corporation Integrated parallel plate capacitors
US20070289771A1 (en) * 2006-06-02 2007-12-20 Hideki Osaka Semiconductor device
US7894202B2 (en) * 2006-08-09 2011-02-22 Murata Manufacturing Co., Ltd. Multilayer capacitor
US20080239685A1 (en) * 2007-03-27 2008-10-02 Tadahiko Kawabe Capacitor built-in wiring board
US7742276B2 (en) * 2007-03-30 2010-06-22 Industrial Technology Research Institute Wiring structure of laminated capacitors
US20080251285A1 (en) * 2007-04-10 2008-10-16 Motohiko Sato Capacitor and wiring board including the capacitor
US20080258259A1 (en) * 2007-04-23 2008-10-23 Hideki Osaka Semiconductor chip and semiconductor device
US7936567B2 (en) * 2007-05-07 2011-05-03 Ngk Spark Plug Co., Ltd. Wiring board with built-in component and method for manufacturing the same
US20080277150A1 (en) * 2007-05-07 2008-11-13 Ngk Spark Plug Co., Ltd. Wiring board with built-in component and method for manufacturing the same
US20090266594A1 (en) * 2007-10-18 2009-10-29 Ibiden Co., Ltd. Wiring substrate and method of manufacturing the same
US20100134951A1 (en) * 2008-11-12 2010-06-03 Greatbatch Ltd. Electromagnetic interference filter and method for attaching a lead and/or a ferrule to capacitor electrodes
US20100163290A1 (en) * 2008-12-29 2010-07-01 Ibiden Co., Ltd. Printed wiring board and method for manufacturing the same

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9680008B2 (en) 2004-01-29 2017-06-13 Empirion, Inc. Laterally diffused metal oxide semiconductor device and method of forming the same
US8053362B2 (en) * 2007-06-22 2011-11-08 Dongbu Hitek Co., Ltd. Method of forming metal electrode of system in package
US20080318410A1 (en) * 2007-06-22 2008-12-25 Jong-Taek Hwang Method of forming metal electrode of system in package
US20100109164A1 (en) * 2008-10-31 2010-05-06 Samsung Electronics Co., Ltd. Stacked integrated circuit package fabrication methods that use vias formed and filled after stacking, and related stacked integrated circuit package structures
US8129833B2 (en) * 2008-10-31 2012-03-06 Samsung Electronics Co., Ltd. Stacked integrated circuit packages that include monolithic conductive vias
US8319329B2 (en) 2008-10-31 2012-11-27 Samsung Electronics Co., Ltd. Stacked integrated circuit package having recessed sidewalls
US8216936B1 (en) * 2010-10-21 2012-07-10 Xilinx, Inc. Low capacitance electrical connection via
US9627028B2 (en) 2010-12-17 2017-04-18 Enpirion, Inc. Power converter for a memory module
US9615452B1 (en) * 2012-05-10 2017-04-04 Cree Fayetteville, Inc. Silver filled trench substrate for high power and/or high temperature electronics
CN103426863A (en) * 2012-05-21 2013-12-04 国际商业机器公司 Via structure for three-dimensional circuit integration and method for forming the same
US20130322029A1 (en) * 2012-05-30 2013-12-05 Dror Hurwitz Multilayer electronic structure with integral faraday shielding
US9553081B2 (en) 2012-11-30 2017-01-24 Enpirion, Inc. Semiconductor device including a redistribution layer and metallic pillars coupled thereto
US9299691B2 (en) 2012-11-30 2016-03-29 Enpirion, Inc. Semiconductor device including alternating source and drain regions, and respective source and drain metallic strips
US9443839B2 (en) 2012-11-30 2016-09-13 Enpirion, Inc. Semiconductor device including gate drivers around a periphery thereof
US9536938B1 (en) 2013-11-27 2017-01-03 Altera Corporation Semiconductor device including a resistor metallic layer and method of forming the same
US9673192B1 (en) 2013-11-27 2017-06-06 Altera Corporation Semiconductor device including a resistor metallic layer and method of forming the same
US10020739B2 (en) 2014-03-27 2018-07-10 Altera Corporation Integrated current replicator and method of operating the same
US20150348918A1 (en) * 2014-05-30 2015-12-03 Samsung Electro-Mechanics Co., Ltd. Package substrate, package, package on package and manufacturing method of package substrate
CN105321716A (en) * 2014-06-25 2016-02-10 三星电机株式会社 Thin film type capacitor element and method of manufacturing the same
US9984823B2 (en) * 2014-06-25 2018-05-29 Samsung Electro-Mechanics Co., Ltd. Capacitor element and method of manufacturing the same
US20150380167A1 (en) * 2014-06-25 2015-12-31 Samsung Electro-Mechanics Co., Ltd. Thin film type capacitor element and method of manufacturing the same
US20170200559A1 (en) * 2014-06-25 2017-07-13 Samsung Electro-Mechanics Co., Ltd. Thin film type capacitor element and method of manufacturing the same
US10199171B2 (en) * 2014-06-25 2019-02-05 Samsung Electro-Mechanics Co., Ltd. Thin film type capacitor element and method of manufacturing the same
CN107967995A (en) * 2014-06-25 2018-04-27 三星电机株式会社 Thin film type capacitor element and method of manufacturing the same
US9852941B2 (en) 2014-10-03 2017-12-26 Analog Devices, Inc. Stacked conductor structure and methods for manufacture of same
US9257834B1 (en) 2015-02-13 2016-02-09 The Silanna Group Pty Ltd. Single-laminate galvanic isolator assemblies
US10103627B2 (en) 2015-02-26 2018-10-16 Altera Corporation Packaged integrated circuit including a switch-mode regulator and method of forming the same
US20160260795A1 (en) * 2015-03-03 2016-09-08 Renesas Electronics Corporation Method of manufacturing semiconductor device
US10084380B2 (en) 2015-04-20 2018-09-25 Altera Corporation Asymmetric power flow controller for a power converter and method of operating the same
US9509217B2 (en) 2015-04-20 2016-11-29 Altera Corporation Asymmetric power flow controller for a power converter and method of operating the same

Also Published As

Publication number Publication date
US20120081832A1 (en) 2012-04-05
US20120079717A1 (en) 2012-04-05
US9743530B2 (en) 2017-08-22
US9119321B2 (en) 2015-08-25
US20160007481A1 (en) 2016-01-07

Similar Documents

Publication Publication Date Title
US8541874B2 (en) Semiconductor device
TWI441285B (en) Recessed semiconductor substrates for package apparatus and method thereof
US5600541A (en) Vertical IC chip stack with discrete chip carriers formed from dielectric tape
KR101277429B1 (en) Stacked Die BGA or LGA Component Assembly
KR100814177B1 (en) Semiconductor device and process for fabricating the same
US7193308B2 (en) Intermediate chip module, semiconductor device, circuit board, and electronic device
US8203203B1 (en) Stacked redistribution layer (RDL) die assembly package
US6951773B2 (en) Chip packaging structure and manufacturing process thereof
US8421244B2 (en) Semiconductor package and method of forming the same
US8008125B2 (en) System and method for stacked die embedded chip build-up
US9385105B2 (en) Semiconductor devices
KR101187214B1 (en) Stacked microelectronic assembly with microelectronic elements having vias extending through bond pads
US7531890B2 (en) Multi-chip package (MCP) with a conductive bar and method for manufacturing the same
JP2011527113A (en) Bridged interconnection of through-silicon vias
US20120146209A1 (en) Packaging substrate having through-holed interposer embedded therein and fabrication method thereof
TWI543310B (en) Packaged device and manufacturing method thereof
US20050258447A1 (en) Electronic parts and method of manufacturing electronic parts packaging structure
US8143726B2 (en) Semiconductor device and method of making semiconductor device
KR20100047880A (en) Reconstituted wafer stack packaging with after-applied pad extensions
US7242081B1 (en) Stacked package structure
EP2596689B1 (en) Microelectronic elements with post-assembly planarization
JP5330376B2 (en) Integrated device, method of manufacturing the same, and system-in-package
US7960843B2 (en) Chip arrangement and method of manufacturing a chip arrangement
JP5153099B2 (en) Laminated structure of support plate with embedded semiconductor element
US6858892B2 (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AZUMA, CHIKARA;REEL/FRAME:021198/0573

Effective date: 20080523

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION