US20090289608A9 - Soft-start circuit for power regulators - Google Patents

Soft-start circuit for power regulators Download PDF

Info

Publication number
US20090289608A9
US20090289608A9 US11/935,734 US93573407A US2009289608A9 US 20090289608 A9 US20090289608 A9 US 20090289608A9 US 93573407 A US93573407 A US 93573407A US 2009289608 A9 US2009289608 A9 US 2009289608A9
Authority
US
United States
Prior art keywords
current
voltage
soft
reference voltage
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/935,734
Other versions
US7619397B2 (en
US20090115379A1 (en
Inventor
Mohammad A. Al-Shyoukh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US11/935,734 priority Critical patent/US7619397B2/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AL-SHYOUKH, MOHAMMED A.
Publication of US20090115379A1 publication Critical patent/US20090115379A1/en
Application granted granted Critical
Publication of US7619397B2 publication Critical patent/US7619397B2/en
Publication of US20090289608A9 publication Critical patent/US20090289608A9/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S323/00Electricity: power supply or regulation systems
    • Y10S323/901Starting circuits

Definitions

  • This invention relates to electronic circuits, and more specifically to a soft-start circuit for power regulators.
  • Linear and switch-mode voltage regulators constitute fundamental building blocks of today's power management integrated circuits (ICs).
  • switch mode voltage regulators the output voltage is almost always soft-started upon enabling the regulator.
  • LDOs linear and low-dropout regulators
  • the requirements usually depend on the application, and can either be implemented as a soft-startup or a fast-startup.
  • One important requirement that can drive the need for soft-starting a given voltage regulator is the prevention of excessive inrush currents resulting from a power-up transient.
  • USB Universal Serial Bus
  • One embodiment of the present invention includes a system for providing a soft-start for a power regulator comprising a differential transistor pair that receives an input current and conducts a first current through a first transistor and a second current through a second transistor. One of the first and second current changes in response to a change in the other to maintain a sum of the first and second current being substantially equal to the input current.
  • the system also comprises a comparator that provides an output signal based on a comparison of a first input voltage and a second input voltage associated with the first current and the second current, respectively.
  • the system further comprises a current source activated by the output signal to charge a capacitor that increases a soft-start reference voltage associated with control of the power regulator and which controls the change in the other of the first and second current.
  • Another embodiment of the present invention includes a method for providing a soft-start for a power regulator.
  • the method comprises asserting an enable signal and activating a current flow through a differential pair of transistors in response to the enable signal.
  • the current flow can be divided as a first current through a first transistor of the differential pair and a second current through a second transistor of the differential pair.
  • the method also comprises setting a first voltage associated with the first current across a first resistor and a second voltage associated with the second current across a second resistor.
  • the method also comprises charging a capacitor to increase a soft-start reference voltage associated with control of the power regulator in response to the second voltage being greater than the first voltage.
  • the method further comprises increasing the first voltage in response to increasing the soft-start reference voltage and coupling the soft-start reference voltage to an input reference voltage associated with power regulation of the power regulator upon the first voltage becoming substantially equal to the second voltage.
  • Another embodiment of the present invention includes a system for providing a soft-start for a power regulator.
  • the system comprises means for generating a first current and a second current.
  • One of the first current and the second current changes in response to a change in the other of the first current and second current based on an increase of a soft-start reference voltage associated with control of the power regulator.
  • a sum of the first current and the second current can be substantially constant.
  • the system also comprises means for generating a first voltage and a second voltage based, respectively, on the first current and the second current.
  • the system also comprises means for comparing the first voltage and the second voltage and for providing an output signal in response to the comparison of the first voltage and the second voltage.
  • the system further comprises means for charging a capacitor to increase the soft-start reference voltage in response to the output signal.
  • FIG. 1 illustrates an example of a power regulator in accordance with an aspect of the invention.
  • FIG. 2 illustrates an example of a timing diagram associated with a power regulator in accordance with an aspect of the invention.
  • FIG. 3 illustrates an example of a soft-start circuit in accordance with an aspect of the invention.
  • FIG. 4 illustrates an example of a universal serial bus (USB) power system in accordance with an aspect of the invention.
  • USB universal serial bus
  • FIG. 5 illustrates an example of a method for soft-starting a power regulator in accordance with an aspect of the invention.
  • the present invention relates to electronic circuits, and more specifically to a soft-start circuit for power regulators.
  • a bias current is mirrored to a differential transistor pair.
  • the differential transistor pair can include a pair of transistors having an unequal ratio of width-to-length (W/L).
  • the mirrored bias current can be divided between the pair of transistors unevenly based on respective bias voltages at the gates of the transistors.
  • the current flow through the transistors can set voltages across resistors that are interconnected to ground.
  • the voltages can be provided to a comparator that provides an output signal to a current supply that charges a capacitor.
  • the voltage across the capacitor can correspond to a soft-start reference voltage that can be used for a soft-start of a power regulator.
  • the soft-start reference voltage can also be provided as a bias voltage to one of the transistors of the differential pair. Therefore, the currents through the differential pair transistors, and thus the voltages at the input of the comparator, change in response to the increase of the soft-start reference voltage.
  • the comparator output signal deactivates the current supply to the capacitor and couples the soft-start reference voltage to an input reference voltage that is associated with the power regulator.
  • the output signal also sets the voltages at the input of the comparator to latch the soft-start reference voltage, thus completing the soft-start of the power regulator.
  • FIG. 1 illustrates an example of a power regulator 10 in accordance with an aspect of the invention.
  • the power regulator 10 in the example of FIG. 1 is demonstrated as a low-dropout (LDO) regulator.
  • the power regulator 10 includes a power element 12 , demonstrated as a P-type field effect transistor (P-FET), that interconnects an input voltage IN with an output voltage OUT.
  • P-FET P-type field effect transistor
  • the output voltage OUT is separated from a negative supply voltage, demonstrated in the example of FIG. 1 as ground, by an output capacitor C OUT and an output resistor R OUT representing a load of the power regulator 10 . Therefore, the magnitude of the output voltage OUT during power-on transients can be based on the output capacitor C OUT that is charged by a current I OUT through the power element 12 .
  • a gate control of the power element 12 can be controlled by a driver 14 .
  • the driver 14 can set the gate control voltage of the power element 12 in response to the magnitude of the output voltage OUT, such that the gate control voltage can be adjusted to maintain a substantially constant desired magnitude of the output voltage OUT. Therefore, a pair of feedback resistors R 1 and R 2 are configured between the output voltage OUT and ground to provide a feedback voltage V FB to an error amplifier 16 .
  • the error amplifier 16 is thus configured to monitor the feedback voltage V FB relative to a reference voltage V REF and to provide a control signal to the driver 14 based on the magnitude of the feedback voltage V FB relative to the reference voltage V REF .
  • the driver 14 can control the gate of the power element 12 , and thus the current sourced by the power element 12 , to maintain the output voltage OUT at a magnitude that is proportional to the reference voltage V REF .
  • a very low gate control voltage of the power element 12 can result in an excessive inrush magnitude of the current I OUT due to a large source-to-gate voltage V SG of the power element 12 .
  • Such an excessive inrush current can result in damage to, for example, the power element 12 and/or a source of the input voltage IN (e.g., a battery).
  • the power regulator 10 can include a soft-start circuit 18 .
  • the soft-start circuit 18 can be configured to slowly increase the magnitude of the reference voltage V REF to the error amplifier 16 .
  • the reference voltage V REF can be provided to the error amplifier 16 as a soft-start reference voltage, such that the output of the error amplifier 16 does not indicate a large difference between the feedback voltage V FB and the reference voltage V REF to the driver 14 . Accordingly, as the soft-start reference voltage V REF increases, the driver 14 sets a gradually decreasing gate control voltage to mitigate excessive inrush of the current I OUT .
  • the soft-start circuit 18 is powered by a positive supply voltage V DD and ground, and receives an enable signal EN and an input reference voltage V IN as inputs.
  • the input voltage V IN can be an input reference voltage, such as a desired bandgap reference voltage (e.g., 1.2V) for the error amplifier 16 .
  • the input reference voltage V IN can have a magnitude to which the soft-start reference voltage V REF ultimately becomes equal at the completion of the soft-start.
  • the soft-start circuit 18 can provide a completion signal DN, which can be implemented by any of a variety of circuit components internal or external to the power regulator 10 that can indicate the completion of the soft-start.
  • the enable signal EN can be a signal that is asserted (i.e., logic-high) to initiate the soft-start of the power regulator 10 , such that the reference voltage V REF can begin increasing from a low voltage potential (e.g., ground) to the input reference voltage V IN .
  • the enable signal EN can also be deasserted (i.e., logic-low) to reset the soft-start, thus setting the magnitude of the soft-start reference voltage V REF back to the low voltage potential.
  • the power regulator 10 is not intended to be limited to the example of FIG. 1 .
  • the power element 12 could be configured as an N-type FET instead of a P-FET in the LDO regulator demonstrated by the power regulator 10 .
  • soft-start circuit 18 is not intended to be limited to use in a LDO regulator, but could be implemented in a switching regulator, a linear regulator, or any of a variety of other power regulators. Therefore, the power regulator 10 can be configured in any of a variety of ways.
  • FIG. 2 illustrates an example of a timing diagram 50 associated with a power regulator in accordance with an aspect of the invention.
  • the timing diagram 50 can be a timing diagram associated with the power regulator 10 in the example of FIG. 1 . Therefore, reference is to be made to the example of FIG. 1 in the following description of the example of FIG. 2 .
  • the timing diagram 50 is demonstrated as an ideal timing diagram in the example of FIG. 2 . Therefore, delays and/or variations in the signals such as could be inherent in the power regulator 10 in the example of FIG. 1 may not be demonstrated in the example of FIG. 2 .
  • the timing diagram 50 demonstrates the enable signal EN, the completion signal DN, and the soft-start reference voltage V REF . It is to be understood that the completion signal DN, has an opposite logic state to signify completion of the soft-start. Specifically, as described herein, the completion signal DN is asserted to indicate that the soft-start is not completed, and is deasserted to indicate that the soft-start is completed.
  • the enable signal EN Prior to a time T 0 , the enable signal EN is logic-low, the completion signal DN is logic-high, and the soft-start reference voltage V REF has a magnitude of zero volts.
  • the enable signal EN is asserted, thus beginning the soft-start of the power regulator 10 . Therefore, at the time T 0 , the soft-start reference voltage V REF begins to increase linearly. Accordingly, subsequent to the time T 0 , the error amplifier 16 compares the feedback voltage V FB with the steadily increasing soft-start reference voltage V REF , and thus the driver 14 gradually varies the gate control voltage of the power element 12 to mitigate inrush of the output current I OUT .
  • the completion signal DN is asserted, thus signifying the completion of the soft-start.
  • the soft-start reference voltage V REF is pulled-up to a voltage potential that is approximately equal to the input reference voltage V IN .
  • the error amplifier 16 compares the feedback voltage V FB with the input reference voltage V IN for which the power regulator 10 is intended to operate in a typical, steady-state operation.
  • the timing diagram 50 demonstrates that the soft-start reference voltage V REF has a magnitude that is less than the input reference voltage V IN by a predetermined handoff voltage having a magnitude of ⁇ V.
  • the magnitude of the predetermined handoff voltage ⁇ V can be set based on a desired slope of the soft-start reference voltage V REF versus a desired time at which to complete the soft-start.
  • circuit design parameters that affect the slope of the soft-start reference voltage V REF and the time T 1 may be unrelated, such that a handoff of the magnitude of the soft-start reference voltage V REF from a current value to the potential of the input reference voltage V IN may occur at the time T 1 , regardless of the potential of the soft-start reference voltage V REF .
  • the predetermined magnitude ⁇ V can be set based on design parameters of the soft-start circuit 18 , as described in greater detail below.
  • FIG. 3 illustrates an example of a soft-start circuit 100 in accordance with an aspect of the invention.
  • the soft-start circuit 100 can be configured substantially similar to the soft-start circuit 18 in the example of FIG. 1 . Therefore, reference is to be made to the examples of FIGS. 1 and 2 in the following description of the example of FIG. 3 .
  • the soft-start circuit 100 is configured between a positive supply voltage V DD and a negative supply voltage, demonstrated in the example of FIG. 3 as ground.
  • the enable signal EN is deasserted. Therefore, a P-FET P 0 is activated to pull-up a node 102 to the positive supply voltage V DD . Accordingly, P-FETs P 1 , P 2 , P 3 , P 4 , and P 5 are all deactivated.
  • the enable signal EN is provided through an inverter 104 , such that the output of the inverter 104 is logic-high prior to the time T 0 .
  • a P-FET P 6 is also deactivated, and an N-FET N 0 and an N-FET N 1 are both activated.
  • the N-FET N 1 provides a logic-low signal to an inverter 106 that is formed by a P-FET P 7 and an N-FET N 3 .
  • the completion signal DN at the output of the inverter 106 is logic-high, thus indicating that the soft-start is not complete, and a P-FET P 8 that is biased by the completion signal DN is thus deactivated.
  • the soft-start circuit 100 includes a bias current source 108 that is configured to conduct a bias current I BIAS .
  • the bias current source 108 is configured in series with a P-FET P 9 that is diode-connected (i.e., common drain-gate connection) and has a drain-gate that is coupled to the node 102 . Therefore, upon activation of the P-FET P 6 , the bias current I BIAS is mirrored to each of the P-FETs P 1 -P 5 via the P-FET P 9 . It is to be understood that the amount of current through the P-FETs P 1 -P 5 may vary relative to each other based on variations in the sizes of the P-FETs P 1 -P 5 (e.g., W/L ratio).
  • a current I P1 flows through the P-FET P 1 into a differential transistor pair 110 that includes a P-FET P 10 and a P-FET P 11 .
  • the current I P1 becomes divided between the P-FETs P 10 and P 11 as currents I P10 and I P11 , respectively. Because the current I P1 is constant based on the mirroring of the bias current I BIAS through the P-FET P 9 , the sum of the currents I P10 and I P11 is likewise constant.
  • the currents I P10 and I P11 also flow, respectively, through resistors R 3 and R 4 , which can each have substantially equal resistance values.
  • the current I P10 generates a voltage V 1 at a node between the P-FET P 10 and the resistor R 3 and the current I P11 generates a voltage V 2 at a node between the P-FET P 11 and the resistor R 4 .
  • the P-FETs P 10 and P 11 that form the differential transistor pair 110 can be configured to be unequal in size.
  • the P-FET P 10 can have a width-to-length (W/L) ratio that is greater than a W/L ratio of the P-FET P 11 .
  • the difference in W/L ratio of the P-FETs P 10 and P 11 can be predetermined such that, at a balanced state of the differential transistor pair 110 , such that the current I P10 and the current I P11 are substantially equal, a voltage at the gate of the P-FET P 11 is less than a voltage at the gate of the P-FET P 10 .
  • the difference in gate voltage of the P-FET P 10 and the P-FET P 11 corresponds to the predetermined handoff voltage ⁇ V.
  • the voltages V 1 and V 2 are provided, respectively, to source terminals of an N-FET N 3 and an N-FET N 4 .
  • the N-FET N 3 receives a mirrored current through the P-FET P 2 and is diode-connected.
  • the N-FET N 4 receives a mirrored current through the P-FET P 3 , which is substantially equal to the current through the P-FET P 2 , and is coupled to the P-FET P 3 at a node 112 . Therefore, in the example of FIG. 3 , the P-FET P 2 , the P-FET P 3 , the N-FET N 3 , and the N-FET N 4 constitute a comparator 114 .
  • the comparator 114 is demonstrated in the example of FIG. 3 such that the voltage V 2 is provided to an inverting input “ ⁇ ” and the voltage V 1 is provided to a non-inverting input “+”.
  • the node 112 is thus configured as an output of the comparator 114 .
  • the comparator 114 can be configured to have a gain that is defined by a transconductance of the N-FET N 4 times an output-impedance observed at the node 112 .
  • the comparator 114 is configured to compare the voltage V 1 and the voltage V 2 , and to provide a logic-high or logic-low output signal at the node 112 that corresponds to which of the voltage V 1 and V 2 is greater.
  • the voltage swing between the logic-low and the logic-high states of the comparator 114 can be set based on the magnitude of the resistors R 3 and R 4 .
  • the resistors R 3 and R 4 can be sized such that the voltages V 1 and V 2 , respectively, achieve a voltage potential that is no greater than approximately 100 mV to maximize the voltage swing at the node 112 .
  • the P-FET P 10 in the differential transistor pair 110 has a gate that is coupled to the input reference voltage V IN
  • the P-FET P 11 in the differential transistor pair 110 has a gate that is coupled to the soft-start reference voltage V REF . Therefore, at the time T 0 , the P-FET P 10 is substantially completely deactivated and the P-FET P 11 is substantially completely activated.
  • the current I P1 initially flows substantially entirely through the P-FET P 11 as the current I P11 .
  • the voltage V 2 is substantially greater than the voltage V 1 .
  • the comparator 114 provides a logic low signal at the node 112 .
  • the logic-low state of the node 112 activates a P-FET P 12 and maintains the logic-low input to the inverter 106 .
  • the P-FET P 4 Upon activation of the P-FET P 13 , the P-FET P 4 begins to mirror the bias current I BIAS as a current I P4 through the P-FET P 12 . It is to be understood that the bias current I BIAS and the current I P4 may be different relative to each other, as explained above. The current I P4 is thus provided to the voltage V 2 , and thus further increases the magnitude of the voltage V 2 .
  • the activation of the P-FET P 13 provides a mirrored current I P5 to flow through the P-FET P 13 .
  • the current I P5 thus charges a capacitor C REF that interconnects the soft-start reference voltage V REF and ground. Accordingly, the voltage across the capacitor C REF is equal to the soft-start reference voltage V REF , which gradually increases as the capacitor C REF is charged with the current I P5 .
  • the gate of the P-FET P 11 is controlled by the soft-start reference voltage V REF .
  • the soft-start reference voltage V REF increases, the resistance of the P-FET P 11 begins to increase. Therefore, because the sum of the currents I P10 and I P11 is constant, the current I P10 begins to increase relative to the current I P11 .
  • the voltage V 1 likewise begins to increase relative to the voltage V 2 .
  • the comparator 114 switches to a logic-high output at the node 112 . Accordingly, at approximately the time T 1 in the example of FIG. 2 , the P-FET P 12 and the P-FET P 13 deactivate, and the input to the inverter 106 becomes logic-high.
  • the P-FET P 12 Upon deactivation of the P-FET P 12 , the current I P4 is no longer provided to the voltage V 2 . As a result, the voltage V 2 decreases relative to the voltage V 1 , such as by an amount that is approximately equal to the current I P4 divided by the transconductance of the P-FET P 11 . Therefore, the P-FET P 12 acts as a shutoff switch that implements a hysteresis function on the comparator 114 . Specifically, the shutoff of the P-FET P 12 latches the output of the comparator 114 .
  • the inverter 106 Upon deactivation of the P-FET P 13 , the current I P5 is no longer provided to the capacitor C REF . Therefore, the capacitor C REF stops charging and the soft-start reference voltage V REF is disconnected from the positive supply voltage V DD .
  • the inverter 106 receives a logic-high input state, the inverter 106 provides an output state of the completion signal DN that is logic-low, thus signifying completion of the soft-start.
  • the logic-low completion signal DN is provided to the gate of the P-FET P 8 , thus activating the P-FET P 8 to couple the soft-start reference voltage V REF to the input reference voltage V IN .
  • the soft-start reference voltage V REF is set at a constant value that is substantially equal to the input reference voltage V IN .
  • the unequal sizes of the P-FETs P 10 and P 11 result in a gate voltage of the P-FET P 11 being less than the gate voltage of the P-FET P 10 when the currents I P10 and I P11 , and thus the voltages V 1 and V 2 , are substantially equal.
  • the soft-start reference voltage V REF can have a predetermined magnitude less than the input reference voltage V IN just prior to being coupled to the input reference voltage V IN by the P-FET P 8 .
  • the predetermined difference between the soft-start reference voltage V REF and the reference voltage V IN can be the substantially equal to the handoff voltage ⁇ V.
  • the soft-start circuit 100 is reset. Specifically, upon the enable signal EN being switched back to a logic-low state, the mirrored bias current I BIAS is disconnected from the P-FETs P 1 -P 5 based on the activation of the P-FET P 0 and the deactivation of the P-FET P 6 .
  • the N-FET N 0 is activated via the inverter 104 , thus sinking the soft-start reference voltage V REF to ground.
  • the N-FET N 1 is likewise activated, thus providing a logic-low state to the input of the inverter 106 .
  • the completion signal DN becomes logic-high, indicating a non-complete status of the soft-start, and disconnecting the soft-start reference voltage V REF from the input reference voltage V IN via the P-FET P 8 . Accordingly, the soft-start circuit 100 returns to a status prior to the assertion of the enable signal EN.
  • the soft-start circuit 100 is not intended to be limited to the example of FIG. 3 .
  • alternate configurations of the power supplies realized by the P-FETs P 1 -P 5 , the differential transistor pair 110 , and/or the comparator 114 can be implemented in the soft-start circuit 100 .
  • the resistance values of the resistors R 3 and R 4 can be set differently from one another to provide further or alternative control of the relative values of the voltages V 1 and V 2 .
  • different functions of the enable signal EN and/or the completion signal DN can also be implemented in the soft-start circuit 100 . Therefore, the soft-start circuit 100 can be configured in any of a variety of ways.
  • FIG. 4 illustrates an example of a universal serial bus (USB) power system 150 in accordance with an aspect of the invention.
  • the USB power system 150 can be implemented in any of a variety of computer and/or communications devices.
  • the USB power system 150 includes a plurality of power regulators 152 , demonstrated as LDO 1 through LDO N in the example of FIG. 4 , where N is a positive integer.
  • the power regulators 152 are LDO regulators, it is to be understood that the USB power system 150 is not limited to the use of LDO regulators, and that the plurality of power regulators 152 is not limited to all being the same type of power regulator.
  • the power regulators 152 are coupled to a voltage supply V USB that is configured to provide current to each of the power regulators.
  • the current is demonstrated as I 1 through I N , corresponding respectively to LDO 1 through LDO N.
  • Each of the power regulators 152 is configured to provide an output voltage OUT to a respective output capacitor.
  • LDO 1 provides an output voltage OUT 1 to an output capacitor C 1
  • LDO N provides an output voltage OUT N to an output capacitor C N
  • the currents I 1 through I N that are provided to the power regulators 152 may therefore be subject to achieving excessive inrush magnitudes, such that the current capacity specification of the USB standard with regard to the supply voltage V USB can be violated.
  • the power regulators 152 include a soft-start circuit 154 , demonstrated in the example of FIG. 4 as numbering from 1 through N, respectively.
  • Each of the soft-start circuits 154 can be configured substantially the same as the soft-start circuit 100 described in the example of FIG. 3 .
  • an enable signal bus EN USB can be provided to the power regulators 152 , such that each of the soft-start circuits 154 can be separately enabled to provide a soft-start to mitigate inrush of the respective current provided from the supply voltage V USB .
  • inrush of the supply voltage V USB for the USB power system 150 can be substantially mitigated.
  • the USB power system 150 is not intended to be limited to the example of FIG. 4 .
  • the USB power system 150 is illustrated very simplistically for ease of explanation, such that a number of other components may be included in the USB power system 150 .
  • not all of the power regulators 152 in the example of FIG. 4 may include soft-start circuits 154 .
  • some of the power regulators 152 may not include soft-start circuits 154 based on having a less power-intensive operation, or for any of a variety of other reasons. Therefore, the USB power system 150 can be configured in any of a variety of ways.
  • FIG. 5 illustrates an example of a method 200 for soft-starting a power regulator in accordance with an aspect of the invention.
  • an enable signal is asserted.
  • the enable signal can be a signal to control the start of a soft-start of the power regulator.
  • a current is provided through a differential transistor pair in response to the enable signal.
  • the current can be a bias current that is mirrored to the differential pair in response to the enable signal.
  • the differential transistor pair can include a pair of transistors having an unequal size relative to each other. The sum of the currents through the transistors of the differential transistor pair can be substantially constant.
  • a first voltage is set based on the current through a first of the transistors in the differential transistor pair, and a second voltage is set based on the current through a second transistor in the differential transistor pair.
  • the pair of voltages can be based on the currents through the differential transistor pair flowing through a respective pair of resistors.
  • the first voltage and the second voltage are compared. The comparison can be based on a comparator that is configured from a pair of N-FETs that are configured as a current mirror relative to each other, and are each provided an equal amount of current, with the pair of voltages being provided to their respective sources.
  • a capacitor is charged to increase a soft-start reference voltage associated with controlling the power regulator in response to the second voltage being greater than the first voltage.
  • the charging of the capacitor can be based on a current supply that is activated by the output of the comparator.
  • the soft-start reference voltage can be the voltage across the capacitor.
  • the first voltage is increased relative to the second voltage in response to increasing the soft-start reference voltage.
  • the soft-start reference voltage can be coupled to a gate of the transistor through which the second current flows, thus increasing the resistance of the second transistor.
  • the soft-start reference voltage is coupled to an input reference voltage associated with the power regulator upon the first voltage being greater than the second voltage.
  • the input reference voltage can be a desired reference voltage for the power regulator in steady-state operation.
  • the coupling of the soft-start reference voltage to the input reference voltage can occur as a result of a change of state of the comparator.

Abstract

One embodiment of the present invention includes a system for providing a soft-start for a power regulator comprising a differential transistor pair that receives an input current and conducts a first current through a first transistor and a second current through a second transistor. One of the first and second current changes in response to a change in the other to maintain a sum of the first and second current being substantially equal to the input current. The system also comprises a comparator that provides an output signal based on a comparison of a first input voltage and a second input voltage associated with the first current and the second current, respectively. The system further comprises a current source activated by the output signal to charge a capacitor that increases a soft-start reference voltage associated with control of the power regulator and which controls the change in the other of the first and second current.

Description

    TECHNICAL FIELD
  • This invention relates to electronic circuits, and more specifically to a soft-start circuit for power regulators.
  • BACKGROUND
  • Linear and switch-mode voltage regulators constitute fundamental building blocks of today's power management integrated circuits (ICs). In switch mode voltage regulators, the output voltage is almost always soft-started upon enabling the regulator. In linear and low-dropout regulators (LDOs), the requirements usually depend on the application, and can either be implemented as a soft-startup or a fast-startup. One important requirement that can drive the need for soft-starting a given voltage regulator is the prevention of excessive inrush currents resulting from a power-up transient.
  • In portable device applications which utilize Universal Serial Bus (USB) communications, prevention of excessive inrush currents upon startup can be very important. Specifically, the USB standard can impose very strict requirements regarding an amount of current that can be provided on a USB power bus. As a result, it may be highly desirable to soft-start one or more power regulators on the USB power bus. In addition, regulator controllers that rely on external power devices may require flexible use of a wide range of off-chip power devices having been provided from different manufacturers. Because external power devices can greatly vary with regard to voltage/current (V/I) characteristics, soft-starting may be important to mitigate damage to the external power elements or to mitigate fault conditions due to excessive inrush current.
  • A variety of soft-start devices have been implemented to mitigate inrush current. However, there is an ever increasing demand for power regulation circuitry and other consumer electronics to operate with increased efficiency and at a reduced size. In addition, there is a current trend of integrating numerous linear, low-dropout, and switching regulators into common power management ICs. Therefore, a soft-starting circuit having a compact and efficient design is desirable to reduce silicon die-are and cost.
  • SUMMARY
  • One embodiment of the present invention includes a system for providing a soft-start for a power regulator comprising a differential transistor pair that receives an input current and conducts a first current through a first transistor and a second current through a second transistor. One of the first and second current changes in response to a change in the other to maintain a sum of the first and second current being substantially equal to the input current. The system also comprises a comparator that provides an output signal based on a comparison of a first input voltage and a second input voltage associated with the first current and the second current, respectively. The system further comprises a current source activated by the output signal to charge a capacitor that increases a soft-start reference voltage associated with control of the power regulator and which controls the change in the other of the first and second current.
  • Another embodiment of the present invention includes a method for providing a soft-start for a power regulator. The method comprises asserting an enable signal and activating a current flow through a differential pair of transistors in response to the enable signal. The current flow can be divided as a first current through a first transistor of the differential pair and a second current through a second transistor of the differential pair. The method also comprises setting a first voltage associated with the first current across a first resistor and a second voltage associated with the second current across a second resistor. The method also comprises charging a capacitor to increase a soft-start reference voltage associated with control of the power regulator in response to the second voltage being greater than the first voltage. The method further comprises increasing the first voltage in response to increasing the soft-start reference voltage and coupling the soft-start reference voltage to an input reference voltage associated with power regulation of the power regulator upon the first voltage becoming substantially equal to the second voltage.
  • Another embodiment of the present invention includes a system for providing a soft-start for a power regulator. The system comprises means for generating a first current and a second current. One of the first current and the second current changes in response to a change in the other of the first current and second current based on an increase of a soft-start reference voltage associated with control of the power regulator. A sum of the first current and the second current can be substantially constant. The system also comprises means for generating a first voltage and a second voltage based, respectively, on the first current and the second current. The system also comprises means for comparing the first voltage and the second voltage and for providing an output signal in response to the comparison of the first voltage and the second voltage. The system further comprises means for charging a capacitor to increase the soft-start reference voltage in response to the output signal.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates an example of a power regulator in accordance with an aspect of the invention.
  • FIG. 2 illustrates an example of a timing diagram associated with a power regulator in accordance with an aspect of the invention.
  • FIG. 3 illustrates an example of a soft-start circuit in accordance with an aspect of the invention.
  • FIG. 4 illustrates an example of a universal serial bus (USB) power system in accordance with an aspect of the invention.
  • FIG. 5 illustrates an example of a method for soft-starting a power regulator in accordance with an aspect of the invention.
  • DETAILED DESCRIPTION
  • The present invention relates to electronic circuits, and more specifically to a soft-start circuit for power regulators. Upon assertion of an enable signal, a bias current is mirrored to a differential transistor pair. The differential transistor pair can include a pair of transistors having an unequal ratio of width-to-length (W/L). The mirrored bias current can be divided between the pair of transistors unevenly based on respective bias voltages at the gates of the transistors. The current flow through the transistors can set voltages across resistors that are interconnected to ground. The voltages can be provided to a comparator that provides an output signal to a current supply that charges a capacitor. The voltage across the capacitor can correspond to a soft-start reference voltage that can be used for a soft-start of a power regulator.
  • The soft-start reference voltage can also be provided as a bias voltage to one of the transistors of the differential pair. Therefore, the currents through the differential pair transistors, and thus the voltages at the input of the comparator, change in response to the increase of the soft-start reference voltage. Upon the voltages at the input of the comparator becoming equal, the comparator output signal deactivates the current supply to the capacitor and couples the soft-start reference voltage to an input reference voltage that is associated with the power regulator. In addition, the output signal also sets the voltages at the input of the comparator to latch the soft-start reference voltage, thus completing the soft-start of the power regulator.
  • FIG. 1 illustrates an example of a power regulator 10 in accordance with an aspect of the invention. The power regulator 10 in the example of FIG. 1 is demonstrated as a low-dropout (LDO) regulator. The power regulator 10 includes a power element 12, demonstrated as a P-type field effect transistor (P-FET), that interconnects an input voltage IN with an output voltage OUT. The output voltage OUT is separated from a negative supply voltage, demonstrated in the example of FIG. 1 as ground, by an output capacitor COUT and an output resistor ROUT representing a load of the power regulator 10. Therefore, the magnitude of the output voltage OUT during power-on transients can be based on the output capacitor COUT that is charged by a current IOUT through the power element 12.
  • A gate control of the power element 12 can be controlled by a driver 14. The driver 14 can set the gate control voltage of the power element 12 in response to the magnitude of the output voltage OUT, such that the gate control voltage can be adjusted to maintain a substantially constant desired magnitude of the output voltage OUT. Therefore, a pair of feedback resistors R1 and R2 are configured between the output voltage OUT and ground to provide a feedback voltage VFB to an error amplifier 16. The error amplifier 16 is thus configured to monitor the feedback voltage VFB relative to a reference voltage VREF and to provide a control signal to the driver 14 based on the magnitude of the feedback voltage VFB relative to the reference voltage VREF. As such, the driver 14 can control the gate of the power element 12, and thus the current sourced by the power element 12, to maintain the output voltage OUT at a magnitude that is proportional to the reference voltage VREF.
  • Upon initialization of the power regulator 10, a very low gate control voltage of the power element 12 can result in an excessive inrush magnitude of the current IOUT due to a large source-to-gate voltage VSG of the power element 12. Such an excessive inrush current can result in damage to, for example, the power element 12 and/or a source of the input voltage IN (e.g., a battery). To prevent the excessive inrush magnitude of the current IOUT, the power regulator 10 can include a soft-start circuit 18. The soft-start circuit 18 can be configured to slowly increase the magnitude of the reference voltage VREF to the error amplifier 16. As a result, the reference voltage VREF can be provided to the error amplifier 16 as a soft-start reference voltage, such that the output of the error amplifier 16 does not indicate a large difference between the feedback voltage VFB and the reference voltage VREF to the driver 14. Accordingly, as the soft-start reference voltage VREF increases, the driver 14 sets a gradually decreasing gate control voltage to mitigate excessive inrush of the current IOUT.
  • The soft-start circuit 18 is powered by a positive supply voltage VDD and ground, and receives an enable signal EN and an input reference voltage VIN as inputs. The input voltage VIN can be an input reference voltage, such as a desired bandgap reference voltage (e.g., 1.2V) for the error amplifier 16. For example, the input reference voltage VIN can have a magnitude to which the soft-start reference voltage VREF ultimately becomes equal at the completion of the soft-start. Upon completion of the soft-start, the soft-start circuit 18 can provide a completion signal DN, which can be implemented by any of a variety of circuit components internal or external to the power regulator 10 that can indicate the completion of the soft-start. The enable signal EN can be a signal that is asserted (i.e., logic-high) to initiate the soft-start of the power regulator 10, such that the reference voltage VREF can begin increasing from a low voltage potential (e.g., ground) to the input reference voltage VIN. The enable signal EN can also be deasserted (i.e., logic-low) to reset the soft-start, thus setting the magnitude of the soft-start reference voltage VREF back to the low voltage potential.
  • It is to be understood that the power regulator 10 is not intended to be limited to the example of FIG. 1. For example, the power element 12 could be configured as an N-type FET instead of a P-FET in the LDO regulator demonstrated by the power regulator 10. In addition, it is to be understood that soft-start circuit 18 is not intended to be limited to use in a LDO regulator, but could be implemented in a switching regulator, a linear regulator, or any of a variety of other power regulators. Therefore, the power regulator 10 can be configured in any of a variety of ways.
  • FIG. 2 illustrates an example of a timing diagram 50 associated with a power regulator in accordance with an aspect of the invention. The timing diagram 50 can be a timing diagram associated with the power regulator 10 in the example of FIG. 1. Therefore, reference is to be made to the example of FIG. 1 in the following description of the example of FIG. 2. In addition, it is to be understood that the timing diagram 50 is demonstrated as an ideal timing diagram in the example of FIG. 2. Therefore, delays and/or variations in the signals such as could be inherent in the power regulator 10 in the example of FIG. 1 may not be demonstrated in the example of FIG. 2.
  • The timing diagram 50 demonstrates the enable signal EN, the completion signal DN, and the soft-start reference voltage VREF. It is to be understood that the completion signal DN, has an opposite logic state to signify completion of the soft-start. Specifically, as described herein, the completion signal DN is asserted to indicate that the soft-start is not completed, and is deasserted to indicate that the soft-start is completed.
  • Prior to a time T0, the enable signal EN is logic-low, the completion signal DN is logic-high, and the soft-start reference voltage VREF has a magnitude of zero volts. At the time T0, the enable signal EN is asserted, thus beginning the soft-start of the power regulator 10. Therefore, at the time T0, the soft-start reference voltage VREF begins to increase linearly. Accordingly, subsequent to the time T0, the error amplifier 16 compares the feedback voltage VFB with the steadily increasing soft-start reference voltage VREF, and thus the driver 14 gradually varies the gate control voltage of the power element 12 to mitigate inrush of the output current IOUT.
  • At a time T1, the completion signal DN is asserted, thus signifying the completion of the soft-start. In addition, at the time T1, the soft-start reference voltage VREF is pulled-up to a voltage potential that is approximately equal to the input reference voltage VIN. As such, at a time subsequent to the time T1, the error amplifier 16 compares the feedback voltage VFB with the input reference voltage VIN for which the power regulator 10 is intended to operate in a typical, steady-state operation.
  • In the example of FIG. 2, at a time just prior to the time T1, the timing diagram 50 demonstrates that the soft-start reference voltage VREF has a magnitude that is less than the input reference voltage VIN by a predetermined handoff voltage having a magnitude of ΔV. The magnitude of the predetermined handoff voltage ΔV can be set based on a desired slope of the soft-start reference voltage VREF versus a desired time at which to complete the soft-start. As an example, circuit design parameters that affect the slope of the soft-start reference voltage VREF and the time T1 may be unrelated, such that a handoff of the magnitude of the soft-start reference voltage VREF from a current value to the potential of the input reference voltage VIN may occur at the time T1, regardless of the potential of the soft-start reference voltage VREF. However, as described above, the predetermined magnitude ΔV can be set based on design parameters of the soft-start circuit 18, as described in greater detail below.
  • FIG. 3 illustrates an example of a soft-start circuit 100 in accordance with an aspect of the invention. The soft-start circuit 100 can be configured substantially similar to the soft-start circuit 18 in the example of FIG. 1. Therefore, reference is to be made to the examples of FIGS. 1 and 2 in the following description of the example of FIG. 3.
  • The soft-start circuit 100 is configured between a positive supply voltage VDD and a negative supply voltage, demonstrated in the example of FIG. 3 as ground. At the time prior to the time T0, the enable signal EN is deasserted. Therefore, a P-FET P0 is activated to pull-up a node 102 to the positive supply voltage VDD. Accordingly, P-FETs P1, P2, P3, P4, and P5 are all deactivated. The enable signal EN is provided through an inverter 104, such that the output of the inverter 104 is logic-high prior to the time T0. Therefore, a P-FET P6 is also deactivated, and an N-FET N0 and an N-FET N1 are both activated. Thus, the N-FET N0 sinks the soft-start reference voltage VREF down to ground (i.e., VREF=0), and the N-FET N1 provides a logic-low signal to an inverter 106 that is formed by a P-FET P7 and an N-FET N3. Accordingly, the completion signal DN at the output of the inverter 106 is logic-high, thus indicating that the soft-start is not complete, and a P-FET P8 that is biased by the completion signal DN is thus deactivated.
  • At the time T0, the enable signal EN is asserted. The P-FET P0 becomes deactivated, and the P-FET P6 becomes activated. The soft-start circuit 100 includes a bias current source 108 that is configured to conduct a bias current IBIAS. The bias current source 108 is configured in series with a P-FET P9 that is diode-connected (i.e., common drain-gate connection) and has a drain-gate that is coupled to the node 102. Therefore, upon activation of the P-FET P6, the bias current IBIAS is mirrored to each of the P-FETs P1-P5 via the P-FET P9. It is to be understood that the amount of current through the P-FETs P1-P5 may vary relative to each other based on variations in the sizes of the P-FETs P1-P5 (e.g., W/L ratio).
  • A current IP1, flows through the P-FET P1 into a differential transistor pair 110 that includes a P-FET P10 and a P-FET P11. The current IP1 becomes divided between the P-FETs P10 and P11 as currents IP10 and IP11, respectively. Because the current IP1 is constant based on the mirroring of the bias current IBIAS through the P-FET P9, the sum of the currents IP10 and IP11 is likewise constant. The currents IP10 and IP11 also flow, respectively, through resistors R3 and R4, which can each have substantially equal resistance values. Therefore, the current IP10 generates a voltage V1 at a node between the P-FET P10 and the resistor R3 and the current IP11 generates a voltage V2 at a node between the P-FET P11 and the resistor R4.
  • The P-FETs P10 and P11 that form the differential transistor pair 110 can be configured to be unequal in size. Specifically, the P-FET P10 can have a width-to-length (W/L) ratio that is greater than a W/L ratio of the P-FET P11. The difference in W/L ratio of the P-FETs P10 and P11 can be predetermined such that, at a balanced state of the differential transistor pair 110, such that the current IP10 and the current IP11 are substantially equal, a voltage at the gate of the P-FET P11 is less than a voltage at the gate of the P-FET P10. As described in greater detail below, the difference in gate voltage of the P-FET P10 and the P-FET P11 corresponds to the predetermined handoff voltage ΔV.
  • The voltages V1 and V2 are provided, respectively, to source terminals of an N-FET N3 and an N-FET N4. The N-FET N3 receives a mirrored current through the P-FET P2 and is diode-connected. The N-FET N4 receives a mirrored current through the P-FET P3, which is substantially equal to the current through the P-FET P2, and is coupled to the P-FET P3 at a node 112. Therefore, in the example of FIG. 3, the P-FET P2, the P-FET P3, the N-FET N3, and the N-FET N4 constitute a comparator 114. The comparator 114 is demonstrated in the example of FIG. 3 such that the voltage V2 is provided to an inverting input “−” and the voltage V1 is provided to a non-inverting input “+”. The node 112 is thus configured as an output of the comparator 114.
  • The comparator 114 can be configured to have a gain that is defined by a transconductance of the N-FET N4 times an output-impedance observed at the node 112. The comparator 114 is configured to compare the voltage V1 and the voltage V2, and to provide a logic-high or logic-low output signal at the node 112 that corresponds to which of the voltage V1 and V2 is greater. The voltage swing between the logic-low and the logic-high states of the comparator 114 can be set based on the magnitude of the resistors R3 and R4. For example, the resistors R3 and R4 can be sized such that the voltages V1 and V2, respectively, achieve a voltage potential that is no greater than approximately 100 mV to maximize the voltage swing at the node 112.
  • In the example of FIG. 1, the P-FET P10 in the differential transistor pair 110 has a gate that is coupled to the input reference voltage VIN, and the P-FET P11 in the differential transistor pair 110 has a gate that is coupled to the soft-start reference voltage VREF. Therefore, at the time T0, the P-FET P10 is substantially completely deactivated and the P-FET P11 is substantially completely activated. Thus, the current IP1 initially flows substantially entirely through the P-FET P11 as the current IP11. Accordingly, the voltage V2 is substantially greater than the voltage V1. As a result, the comparator 114 provides a logic low signal at the node 112. In response, the logic-low state of the node 112 activates a P-FET P12 and maintains the logic-low input to the inverter 106.
  • Upon activation of the P-FET P13, the P-FET P4 begins to mirror the bias current IBIAS as a current IP4 through the P-FET P12. It is to be understood that the bias current IBIAS and the current IP4 may be different relative to each other, as explained above. The current IP4 is thus provided to the voltage V2, and thus further increases the magnitude of the voltage V2. In addition, the activation of the P-FET P13 provides a mirrored current IP5 to flow through the P-FET P13. The current IP5 thus charges a capacitor CREF that interconnects the soft-start reference voltage VREF and ground. Accordingly, the voltage across the capacitor CREF is equal to the soft-start reference voltage VREF, which gradually increases as the capacitor CREF is charged with the current IP5.
  • As described above, the gate of the P-FET P11 is controlled by the soft-start reference voltage VREF. Thus, as the soft-start reference voltage VREF increases, the resistance of the P-FET P11 begins to increase. Therefore, because the sum of the currents IP10 and IP11 is constant, the current IP10 begins to increase relative to the current IP11. As a result, the voltage V1 likewise begins to increase relative to the voltage V2. Upon the voltage V1 becoming substantially equal to the voltage V2, the comparator 114 switches to a logic-high output at the node 112. Accordingly, at approximately the time T1 in the example of FIG. 2, the P-FET P12 and the P-FET P13 deactivate, and the input to the inverter 106 becomes logic-high.
  • Upon deactivation of the P-FET P12, the current IP4 is no longer provided to the voltage V2. As a result, the voltage V2 decreases relative to the voltage V1, such as by an amount that is approximately equal to the current IP4 divided by the transconductance of the P-FET P11. Therefore, the P-FET P12 acts as a shutoff switch that implements a hysteresis function on the comparator 114. Specifically, the shutoff of the P-FET P12 latches the output of the comparator 114. As such, a transient of the voltage V2 that may occur would not change the state of the output of the comparator 114, thus would not reactivate the P-FET P12 and the P-FET P13 and change the state of the inverter 106. Therefore, the shutoff of the P-FET P12 latches the completion of the soft-start, and thus latches the soft-start reference voltage VREF to a constant value, as described below.
  • Upon deactivation of the P-FET P13, the current IP5 is no longer provided to the capacitor CREF. Therefore, the capacitor CREF stops charging and the soft-start reference voltage VREF is disconnected from the positive supply voltage VDD. In addition, because the inverter 106 receives a logic-high input state, the inverter 106 provides an output state of the completion signal DN that is logic-low, thus signifying completion of the soft-start. Furthermore, the logic-low completion signal DN is provided to the gate of the P-FET P8, thus activating the P-FET P8 to couple the soft-start reference voltage VREF to the input reference voltage VIN. As a result, at the completion of the soft-start, the soft-start reference voltage VREF is set at a constant value that is substantially equal to the input reference voltage VIN.
  • As described above, the unequal sizes of the P-FETs P10 and P11 result in a gate voltage of the P-FET P11 being less than the gate voltage of the P-FET P10 when the currents IP10 and IP11, and thus the voltages V1 and V2, are substantially equal. Thus, upon the comparator switching the node 112 to a logic-high state at the completion of the soft-start, the soft-start reference voltage VREF can have a predetermined magnitude less than the input reference voltage VIN just prior to being coupled to the input reference voltage VIN by the P-FET P8. The predetermined difference between the soft-start reference voltage VREF and the reference voltage VIN can be the substantially equal to the handoff voltage ΔV. As described above, the handoff voltage ΔV can be predetermined based on the W/L ratio of the P-FET P10 relative to the W/L ratio of the P-FET P11. In addition, the slope of the increase of the soft-start reference voltage VREF can be set based on either the size of the capacitor CREF or the magnitude of the current IP5, such as by setting the size of the P-FET P5, appropriately.
  • It is to be understood that, upon the enable signal EN being switched back to a logic-low state, the soft-start circuit 100 is reset. Specifically, upon the enable signal EN being switched back to a logic-low state, the mirrored bias current IBIAS is disconnected from the P-FETs P1-P5 based on the activation of the P-FET P0 and the deactivation of the P-FET P6. In addition, the N-FET N0 is activated via the inverter 104, thus sinking the soft-start reference voltage VREF to ground. Furthermore, the N-FET N1 is likewise activated, thus providing a logic-low state to the input of the inverter 106. As a result, the completion signal DN becomes logic-high, indicating a non-complete status of the soft-start, and disconnecting the soft-start reference voltage VREF from the input reference voltage VIN via the P-FET P8. Accordingly, the soft-start circuit 100 returns to a status prior to the assertion of the enable signal EN.
  • It is to be understood that the soft-start circuit 100 is not intended to be limited to the example of FIG. 3. As an example, alternate configurations of the power supplies realized by the P-FETs P1-P5, the differential transistor pair 110, and/or the comparator 114 can be implemented in the soft-start circuit 100. For example, the resistance values of the resistors R3 and R4 can be set differently from one another to provide further or alternative control of the relative values of the voltages V1 and V2. Furthermore, different functions of the enable signal EN and/or the completion signal DN can also be implemented in the soft-start circuit 100. Therefore, the soft-start circuit 100 can be configured in any of a variety of ways.
  • FIG. 4 illustrates an example of a universal serial bus (USB) power system 150 in accordance with an aspect of the invention. The USB power system 150 can be implemented in any of a variety of computer and/or communications devices. The USB power system 150 includes a plurality of power regulators 152, demonstrated as LDO 1 through LDO N in the example of FIG. 4, where N is a positive integer. Although the example of FIG. 4 demonstrates that the power regulators 152 are LDO regulators, it is to be understood that the USB power system 150 is not limited to the use of LDO regulators, and that the plurality of power regulators 152 is not limited to all being the same type of power regulator.
  • The power regulators 152 are coupled to a voltage supply VUSB that is configured to provide current to each of the power regulators. In the example of FIG. 4, the current is demonstrated as I1 through IN, corresponding respectively to LDO 1 through LDO N. Each of the power regulators 152 is configured to provide an output voltage OUT to a respective output capacitor. Specifically, LDO 1 provides an output voltage OUT1 to an output capacitor C1, LDO N provides an output voltage OUTN to an output capacitor CN, and so forth. The currents I1 through IN that are provided to the power regulators 152 may therefore be subject to achieving excessive inrush magnitudes, such that the current capacity specification of the USB standard with regard to the supply voltage VUSB can be violated.
  • To substantially mitigate inrush of the supply voltage VUSB, the power regulators 152 include a soft-start circuit 154, demonstrated in the example of FIG. 4 as numbering from 1 through N, respectively. Each of the soft-start circuits 154 can be configured substantially the same as the soft-start circuit 100 described in the example of FIG. 3. As an example, an enable signal bus ENUSB can be provided to the power regulators 152, such that each of the soft-start circuits 154 can be separately enabled to provide a soft-start to mitigate inrush of the respective current provided from the supply voltage VUSB. As a result, inrush of the supply voltage VUSB for the USB power system 150 can be substantially mitigated.
  • It is to be understood that the USB power system 150 is not intended to be limited to the example of FIG. 4. As an example, the USB power system 150 is illustrated very simplistically for ease of explanation, such that a number of other components may be included in the USB power system 150. In addition, not all of the power regulators 152 in the example of FIG. 4 may include soft-start circuits 154. For example, some of the power regulators 152 may not include soft-start circuits 154 based on having a less power-intensive operation, or for any of a variety of other reasons. Therefore, the USB power system 150 can be configured in any of a variety of ways.
  • In view of the foregoing structural and functional features described above, certain methods will be better appreciated with reference to FIG. 5. It is to be understood and appreciated that the illustrated actions, in other embodiments, may occur in different orders and/or concurrently with other actions. Moreover, not all illustrated features may be required to implement a method.
  • FIG. 5 illustrates an example of a method 200 for soft-starting a power regulator in accordance with an aspect of the invention. At 202, an enable signal is asserted. The enable signal can be a signal to control the start of a soft-start of the power regulator. At 204, a current is provided through a differential transistor pair in response to the enable signal. The current can be a bias current that is mirrored to the differential pair in response to the enable signal. The differential transistor pair can include a pair of transistors having an unequal size relative to each other. The sum of the currents through the transistors of the differential transistor pair can be substantially constant.
  • At 206, a first voltage is set based on the current through a first of the transistors in the differential transistor pair, and a second voltage is set based on the current through a second transistor in the differential transistor pair. The pair of voltages can be based on the currents through the differential transistor pair flowing through a respective pair of resistors. At 208, the first voltage and the second voltage are compared. The comparison can be based on a comparator that is configured from a pair of N-FETs that are configured as a current mirror relative to each other, and are each provided an equal amount of current, with the pair of voltages being provided to their respective sources.
  • At 210, a capacitor is charged to increase a soft-start reference voltage associated with controlling the power regulator in response to the second voltage being greater than the first voltage. The charging of the capacitor can be based on a current supply that is activated by the output of the comparator. The soft-start reference voltage can be the voltage across the capacitor. At 212, the first voltage is increased relative to the second voltage in response to increasing the soft-start reference voltage. The soft-start reference voltage can be coupled to a gate of the transistor through which the second current flows, thus increasing the resistance of the second transistor.
  • At 214, the soft-start reference voltage is coupled to an input reference voltage associated with the power regulator upon the first voltage being greater than the second voltage. The input reference voltage can be a desired reference voltage for the power regulator in steady-state operation. The coupling of the soft-start reference voltage to the input reference voltage can occur as a result of a change of state of the comparator.
  • What have been described above are examples of the invention. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the invention, but one of ordinary skill in the art will recognize that many further combinations and permutations of the invention are possible. Accordingly, the invention is intended to embrace all such alterations, modifications, and variations that fall within the scope of this application, including the appended claims.

Claims (20)

1. A system for providing a soft-start to a power regulator, the system comprising:
a differential transistor pair configured to receive an input current and to conduct a first current through a first transistor and a second current through a second transistor, such that one of the first current and the second current changes in response to a change in the other of the first current and the second current to maintain that a sum of the first current and the second current is substantially equal to the input current;
a comparator configured to provide an output signal based on a comparison of a first input voltage and a second input voltage that are associated with the first current and the second current, respectively; and
a current source that is activated by the output signal to charge a capacitor that increases a soft-start reference voltage associated with control of the power regulator, the soft-start reference voltage also controlling the change in the other of the first current and the second current.
2. The system of claim 1, wherein a width-to-length (W/L) ratio associated with the first transistor is unequal to a W/L ratio associated with the second transistor.
3. The system of claim 2, wherein the differential transistor pair comprises a pair of resistors having a substantially equal resistance, the first input voltage and the second input voltage being set based on a the first current and the second current flowing through the respective pair of resistors.
4. The system of claim 2, further comprising a switch configured to couple the soft-start reference voltage to an input reference voltage that is associated with the power regulator upon the soft-start reference voltage being less than the input reference voltage by a predetermined magnitude, the predetermined magnitude being based on the W/L ratio of the first transistor relative to the W/L ratio of the second transistor.
5. The system of claim 1, wherein the comparator comprises a third transistor and a fourth transistor having a common gate and each having a drain coupled to a common current source, the third transistor being diode-connected and having a source coupled to the second input voltage, the fourth transistor having a source coupled to the first input voltage and a drain that is coupled to the output signal.
6. The system of claim 1, further comprising a bias current source configured to generate a bias current, the bias current being mirrored as the input current, the current source, and at least one current associated with the comparator.
7. The system of claim 1, wherein the output signal is configured to activate a shut-off switch that is configured to conduct a third current that contributes to the second input voltage as the soft-start reference voltage increases, the shutoff switch being deactivated upon the soft-start reference voltage achieving a predetermined magnitude to set the second input voltage less than the first input voltage to latch the soft-start reference voltage at a constant magnitude.
8. The system of claim 1, wherein the soft-start reference voltage is configured to control the second transistor, such that the first input voltage increases relative to the second input voltage as the soft-start reference voltage increases, the output signal changing state upon the first input voltage being substantially equal to the second input voltage.
9. The system of claim 8, wherein the output signal is provided to an inverter that is configured to couple the soft-start reference voltage to an input reference voltage that is associated with the power regulator upon the output signal changing state, the inverter being further configured to provide a control signal that indicates a completion of the soft-start.
10. The system of claim 1, wherein the input current and the current source are activated in response to asserting an enable signal, the enable signal deactivating the input current and the current source and coupling the soft-start reference voltage to a negative supply voltage upon being deasserted.
11. A power regulator comprising the system of claim 1.
12. A universal serial bus (USB) power system comprising the system of claim 1.
13. A method for providing a soft-start for a power regulator, the method comprising:
asserting an enable signal;
activating a current flow through a differential pair of transistors in response to the enable signal, the current flow being divided as a first current through a first transistor of the differential pair and a second current through a second transistor of the differential pair;
setting a first voltage associated with the first current across a first resistor and a second voltage associated with the second current across a second resistor;
charging a capacitor to increase a soft-start reference voltage associated with control of the power regulator in response to the second voltage being greater than the first voltage;
increasing the first voltage in response to increasing the soft-start reference voltage; and
coupling the soft-start reference voltage to an input reference voltage associated with regulation of the power regulator upon the first voltage becoming substantially equal to the second voltage.
14. The method of claim 13, further comprising setting a width-to-length (W/L) ratio associated with the first transistor to be unequal to a W/L ratio associated with the second transistor.
15. The method of claim 14, further comprising setting a predetermined voltage magnitude based on the W/L ratio of the first transistor relative to the W/L ratio of the second transistor, the predetermined voltage magnitude being a difference between the input reference voltage and the soft-start reference voltage upon the first voltage becoming substantially equal to the second voltage.
16. The method of claim 13, further comprising:
providing a third current to increase a magnitude of the second voltage; and
removing the third current to decrease the second voltage relative to the first voltage in response to the first voltage becoming substantially equal to the second voltage to latch the coupling of the soft-start reference voltage to the input reference voltage.
17. A system for providing a soft-start to a power regulator, the system comprising:
means for generating a first current and a second current, one of the first current and the second current changing in response to a change in the other of the first current and second current based on an increase of a soft-start reference voltage associated with control of the power regulator, a sum of the first current and the second current being substantially constant;
means for generating a first voltage and a second voltage based, respectively, on the first current and the second current;
means for comparing the first voltage and the second voltage and for providing an output signal in response to the comparison of the first voltage and the second voltage; and
means for charging a capacitor to increase the soft-start reference voltage in response to the output signal.
18. The system of claim 17, further comprising means for coupling the soft-start reference voltage to an input reference voltage that is associated with the power regulator upon the soft-start reference voltage being less than the input reference voltage by a predetermined magnitude, the predetermined magnitude being based on a configuration of the means for generating the first current and the second current.
19. The system of claim 17, further comprising means for providing a third current, the third current contributing to a magnitude of the second voltage, the means for providing the third current being configured to deactivate in response to the soft-start reference voltage achieving a predetermined magnitude to set the second voltage less than the first voltage to latch the soft-start reference voltage at a constant magnitude.
20. The system of claim 17, wherein the means for generating the first current and the second current comprises means for increasing a magnitude of the first current relative to the second current in response to the increase of the soft-start reference voltage, the output signal changing state upon the first voltage being substantially equal to the second voltage.
US11/935,734 2006-11-14 2007-11-06 Soft-start circuit for power regulators Active 2028-03-24 US7619397B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/935,734 US7619397B2 (en) 2006-11-14 2007-11-06 Soft-start circuit for power regulators

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US86576406P 2006-11-14 2006-11-14
US11/935,734 US7619397B2 (en) 2006-11-14 2007-11-06 Soft-start circuit for power regulators

Publications (3)

Publication Number Publication Date
US20090115379A1 US20090115379A1 (en) 2009-05-07
US7619397B2 US7619397B2 (en) 2009-11-17
US20090289608A9 true US20090289608A9 (en) 2009-11-26

Family

ID=40587431

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/935,734 Active 2028-03-24 US7619397B2 (en) 2006-11-14 2007-11-06 Soft-start circuit for power regulators

Country Status (1)

Country Link
US (1) US7619397B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080174284A1 (en) * 2007-01-10 2008-07-24 Ami Semiconductor Belgium Bvba Emi suppressing regulator
US20110286141A1 (en) * 2010-05-19 2011-11-24 Hamilton Sundstrand Corporation SSPC for Soft Start of DC Link Capacitor
US20130162231A1 (en) * 2011-12-21 2013-06-27 Seiko Instruments Inc. Voltage regulator
CN103647440A (en) * 2013-11-08 2014-03-19 上海华力微电子有限公司 Soft-start circuit and DC-DC circuit including soft-start circuit

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101167236B (en) * 2005-07-15 2010-08-25 半导体元件工业有限责任公司 Power supply controller and its method
KR100889528B1 (en) * 2007-06-27 2009-03-19 삼성에스디아이 주식회사 Soft start circuit and power supply including the circuit
JP5174390B2 (en) * 2007-08-06 2013-04-03 ローム株式会社 Power supply device and electronic apparatus equipped with the same
TWI354875B (en) * 2008-02-19 2011-12-21 Realtek Semiconductor Corp Soft start apparatus
JP5091101B2 (en) * 2008-12-19 2012-12-05 株式会社リコー Soft start circuit and power supply circuit including the soft start circuit
KR20110106669A (en) * 2010-03-23 2011-09-29 삼성전자주식회사 High voltage power
EP2450768B1 (en) * 2010-09-20 2013-11-13 Dialog Semiconductor GmbH Startup circuit for self-supplied voltage regulator
JP2012196050A (en) * 2011-03-16 2012-10-11 Sanken Electric Co Ltd Soft start circuit
CN103092243B (en) * 2011-11-07 2015-05-13 联发科技(新加坡)私人有限公司 Signal generating circuit
US9018923B2 (en) * 2011-12-05 2015-04-28 Texas Instruments Incorporated Dynamic bias soft start control apparatus and methods
US9367072B2 (en) 2012-11-08 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. AC-DC converters and method with soft-start scheme for AC-DC converters
US9450484B2 (en) 2013-02-20 2016-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Startup circuit and method for AC-DC converters
US9509210B2 (en) 2013-07-17 2016-11-29 Taiwan Semiconductor Manufacturing Company, Ltd. Start-up circuit and method for AC-DC converters
CN104331112A (en) * 2013-07-22 2015-02-04 安凯(广州)微电子技术有限公司 Low dropout linear regulator and soft starting circuit thereof
JP6212225B2 (en) 2013-12-05 2017-10-11 テキサス インスツルメンツ インコーポレイテッド Power converter soft start circuit
US9484800B2 (en) * 2014-03-05 2016-11-01 Tower Semiconductor Ltd. Soft-start circuit for switching regulator
TWI535166B (en) 2014-10-23 2016-05-21 智原科技股份有限公司 Voltage regulator with soft-start circuit
CN106292823B (en) * 2016-08-31 2018-10-09 苏州纳芯微电子股份有限公司 A kind of high-low pressure conversion integrated circuit
CN106571739A (en) * 2016-11-11 2017-04-19 昆山龙腾光电有限公司 Soft starting circuit and power supply device
CN109217829B (en) * 2018-07-26 2021-05-14 中国电子科技集团公司第二十九研究所 Error amplifier rapid closed-loop system for field effect transistor
FR3092706A1 (en) 2019-02-12 2020-08-14 Stmicroelectronics (Grenoble 2) Sas Power supply device
US11435767B2 (en) * 2019-06-19 2022-09-06 Vidatronic, Inc. Voltage regulator and bandgap voltage reference with novel start-up circuit and seamless voltage reference switch over for PSR enhancement
CN114460991A (en) * 2020-11-09 2022-05-10 扬智科技股份有限公司 Voltage adjusting device and mode switching detection circuit thereof
FR3117622A1 (en) * 2020-12-11 2022-06-17 Stmicroelectronics (Grenoble 2) Sas Inrush current of at least one low dropout voltage regulator
IT202100015197A1 (en) * 2021-06-10 2022-12-10 St Microelectronics Rousset Corresponding power circuit, device and method
IT202100015176A1 (en) 2021-06-10 2022-12-10 St Microelectronics Srl Corresponding power circuit, device and method
US20230076801A1 (en) * 2021-09-07 2023-03-09 Cobham Advanced Electronic Solutions, Inc. Bias circuit
CN116430938B (en) * 2023-06-12 2023-09-12 上海海栎创科技股份有限公司 Soft start control module, system and method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6617833B1 (en) * 2002-04-01 2003-09-09 Texas Instruments Incorporated Self-initialized soft start for Miller compensated regulators
US20040027106A1 (en) * 2002-08-06 2004-02-12 Martins Marcus Marchesi Soft-start system for voltage regulator and method of implementing soft-start
US7170352B1 (en) * 2005-05-04 2007-01-30 National Semiconductor Corporation Apparatus and method for dynamic time-dependent amplifier biasing
US20070057649A1 (en) * 2005-09-13 2007-03-15 Ta-Yung Yang Soft-start apparatus for power supplies
US7405549B2 (en) * 2005-08-05 2008-07-29 Rohm Co., Ltd. Soft start circuit, power supply unit and electric equipment
US7459891B2 (en) * 2006-03-15 2008-12-02 Texas Instruments Incorporated Soft-start circuit and method for low-dropout voltage regulators

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6617833B1 (en) * 2002-04-01 2003-09-09 Texas Instruments Incorporated Self-initialized soft start for Miller compensated regulators
US20040027106A1 (en) * 2002-08-06 2004-02-12 Martins Marcus Marchesi Soft-start system for voltage regulator and method of implementing soft-start
US7170352B1 (en) * 2005-05-04 2007-01-30 National Semiconductor Corporation Apparatus and method for dynamic time-dependent amplifier biasing
US7405549B2 (en) * 2005-08-05 2008-07-29 Rohm Co., Ltd. Soft start circuit, power supply unit and electric equipment
US20070057649A1 (en) * 2005-09-13 2007-03-15 Ta-Yung Yang Soft-start apparatus for power supplies
US7218080B2 (en) * 2005-09-13 2007-05-15 System-General Corporation Soft-start apparatus for power supplies
US7459891B2 (en) * 2006-03-15 2008-12-02 Texas Instruments Incorporated Soft-start circuit and method for low-dropout voltage regulators

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080174284A1 (en) * 2007-01-10 2008-07-24 Ami Semiconductor Belgium Bvba Emi suppressing regulator
US7696740B2 (en) * 2007-01-10 2010-04-13 Semiconductor Components Industries, L.L.C. EMI suppressing regulator
US20110286141A1 (en) * 2010-05-19 2011-11-24 Hamilton Sundstrand Corporation SSPC for Soft Start of DC Link Capacitor
US8519686B2 (en) * 2010-05-19 2013-08-27 Hamilton Sundstrand Corporation SSPC for soft start of DC link capacitor
US20130162231A1 (en) * 2011-12-21 2013-06-27 Seiko Instruments Inc. Voltage regulator
US8896277B2 (en) * 2011-12-21 2014-11-25 Seiko Instruments Inc. Voltage regulator
CN103647440A (en) * 2013-11-08 2014-03-19 上海华力微电子有限公司 Soft-start circuit and DC-DC circuit including soft-start circuit

Also Published As

Publication number Publication date
US7619397B2 (en) 2009-11-17
US20090115379A1 (en) 2009-05-07

Similar Documents

Publication Publication Date Title
US7619397B2 (en) Soft-start circuit for power regulators
US6703813B1 (en) Low drop-out voltage regulator
US8575906B2 (en) Constant voltage regulator
US7602162B2 (en) Voltage regulator with over-current protection
EP2846213B1 (en) Method and apparatus for limiting startup inrush current for low dropout regulator
US8129966B2 (en) Voltage regulator circuit and control method therefor
TWI516892B (en) Low dropout regulator and computing system
US10541677B2 (en) Low output impedance, high speed and high voltage generator for use in driving a capacitive load
TWI402650B (en) Method for improving power-supply rejection
US8129962B2 (en) Low dropout voltage regulator with clamping
EP3588238B1 (en) Voltage regulation circuits with separately activated control loops
US10788848B2 (en) Voltage regulator with controlled current consumption in dropout mode
US11435768B2 (en) N-channel input pair voltage regulator with soft start and current limitation circuitry
US20110156686A1 (en) Ldo regulator with low quiescent current at light load
TW201833708A (en) Low-dropout regulator circuit
JP5631918B2 (en) Overcurrent protection circuit and power supply device
TWI774467B (en) Amplifier circuit and method for reducing output voltage overshoot in amplifier circuit
US10303193B2 (en) Voltage regulator circuit, corresponding device, apparatus and method
CN110446992B (en) Low dropout voltage regulator with reduced regulated output voltage spikes
CN108459644B (en) Low-dropout voltage regulator and method of operating the same
JP3356223B2 (en) Step-down circuit and semiconductor integrated circuit incorporating the same
US11669115B2 (en) LDO/band gap reference circuit
CN110908422B (en) Low dropout regulator and control system
CN110045777B (en) Reverse current prevention circuit and power supply circuit
TWI405064B (en) Low drop-out regulator

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AL-SHYOUKH, MOHAMMED A.;REEL/FRAME:020078/0853

Effective date: 20071105

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12