US20090152684A1 - Manufacture-friendly buffer layer for ferroelectric media - Google Patents
Manufacture-friendly buffer layer for ferroelectric media Download PDFInfo
- Publication number
- US20090152684A1 US20090152684A1 US11/958,773 US95877307A US2009152684A1 US 20090152684 A1 US20090152684 A1 US 20090152684A1 US 95877307 A US95877307 A US 95877307A US 2009152684 A1 US2009152684 A1 US 2009152684A1
- Authority
- US
- United States
- Prior art keywords
- buffer layer
- present
- substrate
- layer
- manufacture
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 238000000034 method Methods 0.000 claims abstract description 32
- 239000013078 crystal Substances 0.000 claims description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 13
- 239000010703 silicon Substances 0.000 claims description 13
- 238000004544 sputter deposition Methods 0.000 claims description 8
- 238000005566 electron beam evaporation Methods 0.000 claims description 5
- 229910052761 rare earth metal Inorganic materials 0.000 claims description 5
- 150000002910 rare earth metals Chemical class 0.000 claims description 5
- 238000001755 magnetron sputter deposition Methods 0.000 claims description 3
- 229910052790 beryllium Inorganic materials 0.000 claims description 2
- ATBAMAFKBVZNFJ-UHFFFAOYSA-N beryllium atom Chemical compound [Be] ATBAMAFKBVZNFJ-UHFFFAOYSA-N 0.000 claims description 2
- WUKWITHWXAAZEY-UHFFFAOYSA-L calcium difluoride Chemical compound [F-].[F-].[Ca+2] WUKWITHWXAAZEY-UHFFFAOYSA-L 0.000 claims description 2
- 239000010436 fluorite Substances 0.000 claims description 2
- 150000004820 halides Chemical class 0.000 claims description 2
- 238000001659 ion-beam spectroscopy Methods 0.000 claims description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims 2
- 239000010410 layer Substances 0.000 description 170
- 238000003860 storage Methods 0.000 description 21
- 239000000523 sample Substances 0.000 description 15
- 239000000463 material Substances 0.000 description 14
- 239000004065 semiconductor Substances 0.000 description 13
- 239000010408 film Substances 0.000 description 12
- 238000000151 deposition Methods 0.000 description 10
- 230000008021 deposition Effects 0.000 description 9
- 239000000395 magnesium oxide Substances 0.000 description 7
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 7
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 7
- 229910020696 PbZrxTi1−xO3 Inorganic materials 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 230000010287 polarization Effects 0.000 description 6
- 239000000203 mixture Substances 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- 229910002902 BiFeO3 Inorganic materials 0.000 description 4
- 238000013459 approach Methods 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- NKZSPGSOXYXWQA-UHFFFAOYSA-N dioxido(oxo)titanium;lead(2+) Chemical compound [Pb+2].[O-][Ti]([O-])=O NKZSPGSOXYXWQA-UHFFFAOYSA-N 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000000407 epitaxy Methods 0.000 description 4
- VQCBHWLJZDBHOS-UHFFFAOYSA-N erbium(iii) oxide Chemical compound O=[Er]O[Er]=O VQCBHWLJZDBHOS-UHFFFAOYSA-N 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 235000012431 wafers Nutrition 0.000 description 4
- 229910002340 LaNiO3 Inorganic materials 0.000 description 3
- 229910003781 PbTiO3 Inorganic materials 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 238000005336 cracking Methods 0.000 description 3
- 239000002355 dual-layer Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 239000006104 solid solution Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- PFNQVRZLDWYSCW-UHFFFAOYSA-N (fluoren-9-ylideneamino) n-naphthalen-1-ylcarbamate Chemical compound C12=CC=CC=C2C2=CC=CC=C2C1=NOC(=O)NC1=CC=CC2=CC=CC=C12 PFNQVRZLDWYSCW-UHFFFAOYSA-N 0.000 description 2
- IHGSAQHSAGRWNI-UHFFFAOYSA-N 1-(4-bromophenyl)-2,2,2-trifluoroethanone Chemical compound FC(F)(F)C(=O)C1=CC=C(Br)C=C1 IHGSAQHSAGRWNI-UHFFFAOYSA-N 0.000 description 2
- MARUHZGHZWCEQU-UHFFFAOYSA-N 5-phenyl-2h-tetrazole Chemical compound C1=CC=CC=C1C1=NNN=N1 MARUHZGHZWCEQU-UHFFFAOYSA-N 0.000 description 2
- 229910015846 BaxSr1-xTiO3 Inorganic materials 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 229910002353 SrRuO3 Inorganic materials 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 229910052797 bismuth Inorganic materials 0.000 description 2
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 2
- RKTYLMNFRDHKIL-UHFFFAOYSA-N copper;5,10,15,20-tetraphenylporphyrin-22,24-diide Chemical group [Cu+2].C1=CC(C(=C2C=CC([N-]2)=C(C=2C=CC=CC=2)C=2C=CC(N=2)=C(C=2C=CC=CC=2)C2=CC=C3[N-]2)C=2C=CC=CC=2)=NC1=C3C1=CC=CC=C1 RKTYLMNFRDHKIL-UHFFFAOYSA-N 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000004549 pulsed laser deposition Methods 0.000 description 2
- 238000005001 rutherford backscattering spectroscopy Methods 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- 229910000859 α-Fe Inorganic materials 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- FAPWRFPIFSIZLT-UHFFFAOYSA-M Sodium chloride Chemical group [Na+].[Cl-] FAPWRFPIFSIZLT-UHFFFAOYSA-M 0.000 description 1
- 229910010252 TiO3 Inorganic materials 0.000 description 1
- 238000002441 X-ray diffraction Methods 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 150000001768 cations Chemical class 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- 230000005621 ferroelectricity Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000009257 reactivity Effects 0.000 description 1
- 238000002128 reflection high energy electron diffraction Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004611 spectroscopical analysis Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000002887 superconductor Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02266—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02293—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process formation of epitaxial layers by a deposition process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40111—Multistep manufacturing processes for data storage electrodes the electrodes comprising a layer which is used for its ferroelectric properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02189—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing zirconium, e.g. ZrO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02192—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing at least one rare earth metal element, e.g. oxides of lanthanides, scandium or yttrium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02277—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition the reactions being activated by other means than plasma or thermal, e.g. photo-CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
Definitions
- the substrate 100 includes a compound semiconductor, including, but not limited to, silicon carbide (SiC), silicon germanium (SiGe), aluminum nitride (AlN), aluminum phosphide (AlP), gallium nitride (GaN), gallium arsenide (GaAs), indium phosphide (InP), zinc selenide (ZnSe), or cadmium telluride (CdTe).
- the compound semiconductor may be doped.
- the compound semiconductor may be counter-doped.
- the buffer layer 200 is electrically insulating. In an embodiment of the present invention, the buffer layer 200 has a resistivity at room temperature (300 degrees Kelvin) of greater than (1.0E+3) ohm-cm.
- the buffer layer 200 is formed by CVD. In an embodiment of the present invention, the buffer layer 200 is formed by plasma-enhanced chemical vapor deposition (PECVD).
- PECVD plasma-enhanced chemical vapor deposition
- the buffer layer 200 is formed with a manufacture-friendly process at a moderate temperature. In an embodiment of the present invention, the buffer layer 200 is formed at a temperature selected from a range of 275-375 degrees Centigrade. In an embodiment of the present invention, the buffer layer 200 is formed at a temperature selected from a range of 375-500 degrees Centigrade.
- the substrate 100 is a silicon wafer with a (111) single crystal orientation.
- the buffer layer 200 is a rare-earth binary oxide with a cubic fluorite lattice structure and (111) as a lowest energy surface.
- the rare-earth binary oxide includes, but is not limited to, yttrium oxide (YO 2 ), zirconium oxide (ZrO 2 ), or erbium oxide (ErO 2 ).
- the lattice constant of the rare-earth binary oxide matches the lattice constant of the silicon in the substrate 100 fairly well.
- the bottom electrode 300 has a thickness selected from a range of 5-20 nm. In an embodiment of the present invention, the bottom electrode 300 has a thickness selected from a range of 20-70 nm. In an embodiment of the present invention, the bottom electrode 300 has a thickness selected from a range of 70-210 nm.
- the ferroelectric layer 400 includes a zirconium-modified lead titanate, PbZr x Ti 1-x O 3 (PZT) simple solid solution.
- the ferroelectric layer 400 includes a lanthanum-modified lead titanate, Pb x La 1-x TiO 3 (PLT) simple solid solution.
- Pb x La 1-x TiO 3 (PLT) simple solid solution Pb x La 1-x TiO 3
- the ferroelectric layer 400 includes a Pb 1-y La y Zr 1-x Ti x O 3 (PLZT) coupled solid solution.
- PZT Pb 1-y La y Zr 1-x Ti x O 3
Abstract
The present invention describes a method including: providing a substrate; forming a buffer layer epitaxially over the substrate with a manufacture-friendly process; forming a bottom electrode epitaxially over the buffer layer; and forming a ferroelectric layer epitaxially over the bottom electrode.
Description
- 1. Field of the Invention
- The present invention relates to a field of semiconductor integrated circuit manufacturing, and more specifically, to a method of forming a buffer layer for storage media.
- 2. Discussion of Related Art
- A non-volatile memory (NVM) is a device that stores data and retains the data even when power has been interrupted. Most types of NVM involve accumulating charge, such as in a floating gate or a capacitor. Writing or reading the charge may involve one or more transistors.
- A new type of NVM involves a seek-and-scan approach analogous to a hard drive. The seek-and-scan approach does not rely on charge storage and thus is more scalable to a larger capacity.
- However, the storage media associated with the seek-and-scan approach may be very costly to produce.
-
FIG. 1 is an illustration of an elevation view of storage media including a manufacture-friendly buffer layer according to an embodiment of the present invention. - In the following description, numerous details, such as specific materials, dimensions, and processes, are set forth in order to provide a thorough understanding of the present invention. However, one skilled in the art will realize that the invention may be practiced without these particular details. In other instances, well-known semiconductor equipment and processes have not been described in particular detail so as to avoid obscuring the present invention.
- As shown in
FIG. 1 , an embodiment of the present invention discloses a manufacture-friendly buffer layer 200. Another embodiment of the present invention discloses storage media, such as ferroelectric media, 10 that include the manufacture-friendly buffer layer 200. Another embodiment of the present invention discloses a seek-and-scan probe (SSP) that includes thestorage media 10, that include the manufacture-friendly buffer layer 200. - Also shown in
FIG. 1 , an embodiment of the present invention discloses a method of forming the manufacture-friendly buffer layer 200 over asubstrate 100. Another embodiment of the present invention discloses a method of forming storage media, such as ferroelectric media, 10 that include the manufacture-friendly buffer layer 200. Another embodiment of the present invention discloses a method of forming a seek-and-scan probe (SSP) that includes the storage media, such as ferroelectric media, 10 that include the manufacture-friendly buffer layer 200. - In an embodiment of the present invention, the
substrate 100 provides physical support for thestorage media 10. In an embodiment of the present invention, thesubstrate 100 provides mechanical rigidity for thestorage media 10. In an embodiment of the present invention, thesubstrate 100 provides electrical isolation for thestorage media 10. In an embodiment of the present invention, thesubstrate 100 provides electromagnetic interference (EMI) protection for thestorage media 10. - In an embodiment of the present invention, the
substrate 100 includes a uniform chemical composition. In an embodiment of the present invention, thesubstrate 100 includes a uniform physical structure. - In order to allow integration with integrated circuit (IC) technology, the
substrate 100 includes a semiconductor. - In an embodiment of the present invention, the
substrate 100 includes an elemental semiconductor such as silicon, germanium, or diamond (form of carbon). In an embodiment of the present invention, the elemental semiconductor is doped. In an embodiment of the present invention, the elemental semiconductor is counter-doped. - In an embodiment of the present invention, the
substrate 100 includes a compound semiconductor, including, but not limited to, silicon carbide (SiC), silicon germanium (SiGe), aluminum nitride (AlN), aluminum phosphide (AlP), gallium nitride (GaN), gallium arsenide (GaAs), indium phosphide (InP), zinc selenide (ZnSe), or cadmium telluride (CdTe). In an embodiment of the present invention, the compound semiconductor may be doped. In an embodiment of the present invention, the compound semiconductor may be counter-doped. - In an embodiment of the present invention, the
substrate 100 is partitioned vertically into stacked layers. In an embodiment of the present invention, thesubstrate 100 includes silicon-on-insulator (SOI). In an embodiment of the present invention, the SOI includes 0.2 um silicon over 1.0 um silicon oxide over 400.0-500.0 um silicon. - In an embodiment of the present invention, the
substrate 100 includes bonded layers, such as bonded wafers. In an embodiment of the present invention, thesubstrate 100 includes SOI bonded to a silicon wafer. - In an embodiment of the present invention, the
substrate 100 includes surface-mount technology (SMT). - In an embodiment of the present invention, the
substrate 100 is partitioned laterally into contiguous blocks. In an embodiment of the present invention, thesubstrate 100 includes hybrid technology. In an embodiment of the present invention, thesubstrate 100 is included as part of a printed circuit board (PCB), a module, or a package. - As shown in an embodiment of the present invention in
FIG. 1 , thebuffer layer 200 is formed over thesubstrate 100. In an embodiment of the present invention, thebuffer layer 200 is located directly on asurface 110 of thesubstrate 100. - In an embodiment of the present invention, the
buffer layer 200 includes a single layer. In an embodiment of the present invention, thebuffer layer 200 includes a dual layer. In an embodiment of the present invention, thebuffer layer 200 includes a multilayer. - In an embodiment of the present invention, the
buffer layer 200 includes a single crystal structure. - In an embodiment of the present invention, the
buffer layer 200 includes a flat andsmooth surface 210 without any faceting. The surface morphology may be characterized with an Atomic Force Microscope (AFM). - In an embodiment of the present invention, the
buffer layer 200 includes a protective barrier. In an embodiment of the present invention, thebuffer layer 200 includes a capping layer. - In an embodiment of the present invention, the
buffer layer 200 prevents interdiffusion at aninterface 110 with theunderlying substrate 100 by serving as a diffusion barrier for atoms or ions into or out of thesubstrate 100. - In an embodiment of the present invention, the
buffer layer 200 prevents oxidation at theinterface 110 with theunderlying substrate 100 by blocking oxygen or water. In an embodiment of the present invention, thebuffer layer 200 is resistant to oxidation up to at least 600 degrees Centigrade. - In an embodiment of the present invention, the
buffer layer 200 prevents reaction at theinterface 110 with theunderlying substrate 100 by having a low chemical reactivity with theunderlying substrate 100. - In an embodiment of the present invention, minimal interdiffusion or chemical reaction occurs at the
interface 110 between thebuffer layer 200 and theunderlying substrate 100. In an embodiment of the present invention, theinterface 110 between thebuffer layer 200 and theunderlying substrate 100 is thin, narrow, sharp, and abrupt. The interface morphology is observed with a Transmission Electron Microscope (TEM). The interface composition gradient is characterized with a secondary ion mass spectrometer (SIMS). - In an embodiment of the present invention, the
buffer layer 200 is electrically insulating. In an embodiment of the present invention, thebuffer layer 200 has a resistivity at room temperature (300 degrees Kelvin) of greater than (1.0E+3) ohm-cm. - In an embodiment of the present invention, the buffer layer has a thickness to provide electrical insulation over the
substrate 100 without leakage or breakdown. - In an embodiment of the present invention, the
buffer layer 200 is electrically conducting. In an embodiment of the present invention, thebuffer layer 200 has a resistivity at room temperature (300 degrees Kelvin) of (5.0E−5)-(1.0E−4) ohm-cm. In an embodiment of the present invention, thebuffer layer 200 has a resistivity at room temperature (300 degrees Kelvin) of (1.0E−4)-(5.0E−3) ohm-cm. - In an embodiment of the present invention, the
buffer layer 200 has a coefficient of thermal expansion (CTE) that is well-matched with the CTE of theunderlying substrate 100. Thelayers interface 110 will not crack or delaminate even when heated or cooled rapidly if the constituent materials have similar CTE. - In an embodiment of the present invention, the
buffer layer 200 is formed from a material that is tough and is thus resistant to cracking or fracturing. - In an embodiment of the present invention, the
buffer layer 200 is formed from a material with high density, low internal stress, good adhesion, and high resistance to cracking or fracturing. - In an embodiment of the present invention, the
buffer layer 200 is thin enough to prevent cracking but thick enough to provide complete physical coverage over asurface 110 of thesubstrate 100 without any void or pinhole. - In an embodiment of the present invention, the
buffer layer 200 has a thickness selected from a range of 5-20 nm. In an embodiment of the present invention, thebuffer layer 200 has a thickness selected from a range of 20-40 nm. In an embodiment of the present invention, thebuffer layer 200 has a thickness selected from a range of 40-65 nm. - In an embodiment of the present invention, the
buffer layer 200 includes a growth template layer. In an embodiment of the present invention, thebuffer layer 200 orients growth of an overlying layer. In an embodiment of the present invention, thebuffer layer 200 enhances crystallization of the overlying layer. In an embodiment of the present invention, thebuffer layer 200 reduces a crystallization temperature of the overlying layer. In an embodiment of the present invention, thebuffer layer 200 helps development and growth of grains in a microstructure of the overlying layer. In an embodiment of the present invention, thebuffer layer 200 improves surface roughness and morphology of the overlying layer. In an embodiment of the present invention, thebuffer layer 200 influences and improves ferroelectric properties of the overlying layer. - In an embodiment of the present invention, the
buffer layer 200 is a single crystal film. In an embodiment of the present invention, thebuffer layer 200 is formed epitaxially over theunderlying substrate 100. Epitaxy refers to a state or condition in which a depositedmaterial 200 aligns to a crystallographic orientation of anunderlying material 100. - In an embodiment of the present invention, the
buffer layer 200 is formed epitaxially over theunderlying substrate 100 even though the lattice constants of thebuffer layer 200 and theunderlying substrate 100 are mismatched by 0.0-1.5%. In an embodiment of the present invention, thebuffer layer 200 is formed epitaxially over theunderlying substrate 100 even though the lattice constants of thebuffer layer 200 and theunderlying substrate 100 are mismatched by 1.5-3.5. In an embodiment of the present invention, thebuffer layer 200 is formed epitaxially over theunderlying substrate 100 even though the lattice constants of thebuffer layer 200 and theunderlying substrate 100 are mismatched by 3.5-6.0%. - In an embodiment of the present invention, the
buffer layer 200 is formed with a manufacture-friendly process. Certain processes, such as physical vapor deposition (PVD), sputtering, chemical vapor deposition (CVD), and e-beam deposition, are commonly used in semiconductor integrated circuits (IC) manufacturing and thus are manufacture-friendly processes. - In an embodiment of the present invention, the
buffer layer 200 is formed by PVD. In an embodiment of the present invention, thebuffer layer 200 is formed by sputtering. In an embodiment of the present invention, an electrically conductingbuffer layer 200 is formed by direct current (DC) magnetron sputtering. In an embodiment of the present invention, an electrically insulatingbuffer layer 200 is formed by radio frequency (RF) magnetron sputtering. In an embodiment of the present invention, thebuffer layer 200 is formed by ion beam sputtering. In an embodiment of the present invention, thebuffer layer 200 is formed by low-pressure plasma-jet sputtering. - In an embodiment of the present invention, the
buffer layer 200 is formed by CVD. In an embodiment of the present invention, thebuffer layer 200 is formed by plasma-enhanced chemical vapor deposition (PECVD). - In an embodiment of the present invention, the
buffer layer 200 is formed by metal-organic chemical vapor deposition (MOCVD). In an embodiment of the present invention, theferroelectric layer 400 includes photo-assisted metal-organic chemical vapor deposition (PAMOCVD). - In comparison, other deposition processes, such as, molecular beam epitaxy (MBE) and pulsed laser deposition (PLD), are not widely used in semiconductor IC manufacturing and, thus, are not manufacture-friendly processes.
- The
buffer layer 200 may be formed under vacuum. Thebuffer layer 200 may be formed in a plasma. Thebuffer layer 200 may be formed by using an inert gas, such as argon, to bombard a target having a stoichiometric composition. Sputtering applies a bias field on thebuffer layer 200 during deposition of material to increase thickness. In an embodiment of the present invention, the bias field may favor a polar domain pattern or configuration in thebuffer layer 200. - In an embodiment of the present invention, the
buffer layer 200 is formed by an electron-beam process. In an embodiment of the present invention, thebuffer layer 200 is formed by electron-beam evaporation. - In an embodiment of the present invention, the
buffer layer 200 is formed with a manufacture-friendly process at a low temperature. In an embodiment of the present invention, thebuffer layer 200 is formed at a temperature selected from a range of 150-200 degrees Centigrade. In an embodiment of the present invention, thebuffer layer 200 is formed at a temperature selected from a range of 200-275 degrees Centigrade. - In an embodiment of the present invention, the
buffer layer 200 is formed with a manufacture-friendly process at a moderate temperature. In an embodiment of the present invention, thebuffer layer 200 is formed at a temperature selected from a range of 275-375 degrees Centigrade. In an embodiment of the present invention, thebuffer layer 200 is formed at a temperature selected from a range of 375-500 degrees Centigrade. - In an embodiment of the present invention, the
buffer layer 200 is formed with a manufacture-friendly process at a high temperature. In an embodiment of the present invention, thebuffer layer 200 is formed at a temperature selected from a range of 500-650 degrees Centigrade. In an embodiment of the present invention, thebuffer layer 200 is formed at a temperature selected from a range of 650-825 degrees Centigrade. - In an embodiment of the present invention, the
buffer layer 200 is formed with a manufacture-friendly process, such as PVD, sputtering, electron-beam evaporation, or CVD, with a deposition rate selected from a range of 3-6 nm/minute. In an embodiment of the present invention, thebuffer layer 200 is formed with a manufacture-friendly process, such as sputtering or electron-beam evaporation, with a deposition rate selected from a range of 6-15 nm/min. In an embodiment of the present invention, thebuffer layer 200 is formed with a manufacture-friendly process, such as sputtering or electron-beam evaporation, with a deposition rate selected from a range of 15-45 nm/min. - A smaller grain size and a lower film deposition rate may result in a smoother surface.
- In an embodiment of the present invention, the
buffer layer 200 is not annealed. - In an embodiment of the present invention, the
buffer layer 200 is annealed in situ while deposition is in progress. In an embodiment of the present invention, thebuffer layer 200 is annealed after deposition but without breaking vacuum. In an embodiment of the present invention, thebuffer layer 200 is annealed ex situ after deposition is complete. - In an embodiment of the present invention, the
buffer layer 200 is processed with a rapid thermal anneal (RTA). In an embodiment of the present invention, thebuffer layer 200 is processed with a spike anneal. In an embodiment of the present invention, thebuffer layer 200 is processed with a laser anneal. - In an embodiment of the present invention, the
buffer layer 200 is annealed at a temperature selected from a range of 575-625 degrees Centigrade. In an embodiment of the present invention, thebuffer layer 200 is annealed at a temperature selected from a range of 625-725 degrees Centigrade. In an embodiment of the present invention, thebuffer layer 200 is annealed at a temperature selected from a range of 725-875 degrees Centigrade. - In an embodiment of the present invention, the
buffer layer 200 is not annealed per se, but is subsequently exposed to a temperature that is significantly higher than the temperature originally used for depositing thebuffer layer 200. - In an embodiment of the present invention, the
buffer layer 200 is annealed in air. In an embodiment of the present invention, thebuffer layer 200 is annealed in oxygen. - In an embodiment of the present invention, the
substrate 100 is a silicon wafer with a (001) single crystal orientation. In an embodiment of the present invention, thebuffer layer 200 is a binary oxide, such as magnesium oxide (MgO) which has a cubic halide lattice structure and (001) as a lowest energy surface. Single-crystal MgO has a lattice constant of 0.4213 nm which is about 7.5% larger than the corresponding 45-degree rotated silicon lattice dimension of 0.384 nm (silicon lattice constant divided by square root of 2 which is 0.543/1.414). - The MgO is an insulator with a large band gap and an index of refraction of 1.735. The index of refraction is measured by an ellipsometer. The MgO is highly ionic with a NaCl structure and will form over a tetrahedral semiconductor substrate that may be selected from a range of partially ionic to completely covalent. The MgO is neither ferroelectric nor superconducting.
- In an embodiment of the present invention, the MgO is doped with an element having a smaller radius, such as beryllium, to improve the lattice matching of the
buffer layer 200 to the underlying silicon in thesubstrate 100. - In an embodiment of the present invention, the
substrate 100 is a silicon wafer with a (111) single crystal orientation. In an embodiment of the present invention, thebuffer layer 200 is a rare-earth binary oxide with a cubic fluorite lattice structure and (111) as a lowest energy surface. In an embodiment of the present invention, the rare-earth binary oxide includes, but is not limited to, yttrium oxide (YO2), zirconium oxide (ZrO2), or erbium oxide (ErO2). The lattice constant of the rare-earth binary oxide matches the lattice constant of the silicon in thesubstrate 100 fairly well. - In an embodiment of the present invention, the rare-earth binary oxide is doped with an element having a smaller radius to improve lattice matching to the silicon in the
substrate 100. - Next, a
bottom electrode 300 is formed epitaxially over thebuffer layer 200. - In an embodiment of the present invention, the
bottom electrode 300 is located directly on asurface 210 of thebuffer layer 200. - In an embodiment of the present invention, minimal interdiffusion or chemical reaction occurs at the
interface 210 between thebottom electrode 300 and theunderlying buffer layer 200. In an embodiment of the present invention, theinterface 210 between thebottom electrode 300 and theunderlying buffer layer 200 is thin, narrow, sharp, and abrupt. - In an embodiment of the present invention, the
bottom electrode 300 includes a single layer. In an embodiment of the present invention, thebottom electrode 300 includes a dual layer. In an embodiment of the present invention, thebottom electrode 300 includes a multilayer. - In an embodiment of the present invention, the
bottom electrode 300 includes a single crystal structure. - In an embodiment of the present invention, the
bottom electrode 300 includes a flat andsmooth surface 310 without any faceting. - In an embodiment of the present invention, the
bottom electrode 300 includes an electrically conductive material. In an embodiment of the present invention, thebottom electrode 300 includes a metal, such as gold (Au). In an embodiment of the present invention, thebottom electrode 300 includes, but is not limited to, SrRuO3 (SRO) or LaNiO3 (LNO). The LaNiO3 is an n-type metallic conductor at room temperature that has a lattice constant which matches well with the lattice constant of many ferroelectric perovskite oxides. - In an embodiment of the present invention, the
bottom electrode 300 has a thickness selected from a range of 5-20 nm. In an embodiment of the present invention, thebottom electrode 300 has a thickness selected from a range of 20-70 nm. In an embodiment of the present invention, thebottom electrode 300 has a thickness selected from a range of 70-210 nm. - In an embodiment of the present invention, the
bottom electrode 300 is a single crystal film. In an embodiment of the present invention, thebottom electrode 300 is formed epitaxially over thebuffer layer 200. Epitaxy refers to a state or condition in which a depositedmaterial 300 aligns to a crystallographic orientation of anunderlying material 200. - In an embodiment of the present invention, the
bottom electrode 300 is formed epitaxially over thebuffer layer 200 even though the lattice constants of thebottom electrode 300 and thebuffer layer 200 are mismatched by 0.0-1.5%. In an embodiment of the present invention, thebottom electrode 300 is formed epitaxially over thebuffer layer 200 even though the lattice constants of thebottom electrode 300 and thebuffer layer 200 are mismatched by 1.5-3.5%. In an embodiment of the present invention, thebottom electrode 300 is formed epitaxially over thebuffer layer 200 even though the lattice constants of thebottom electrode 300 and thebuffer layer 200 are mismatched by 3.5-6.0%. - Then, an electronically active layer is formed over the
bottom electrode 300. The electronically active layer may include a conductor, a semiconductor, a superconductor, or a ferroelectric material. - In an embodiment of the present invention, the electronically active layer that is formed over the
bottom electrode 300 includes storage media, such as aferroelectric layer 400. Ferroelectricity refers to a characteristic in which a permanent electric dipole moment is controlled by an external electric field. Epitaxy enhances a dipole moment by aligning the dipoles. - In an embodiment of the present invention, the
ferroelectric layer 400 has a large remanent polarization (Pr), a low coercive field, a low leakage current density, and a high fatigue resistance. In an embodiment of the present invention, a device formed with theferroelectric layer 400 includes features, such as ease of writing, ease of erasing, scalability, and excellent signal-to-noise ratio (SNR). - In an embodiment of the present invention, the
ferroelectric layer 400 includes a lead titanate, PbTiO3 (PT). - In an embodiment of the present invention, the
ferroelectric layer 400 includes a zirconium-modified lead titanate, PbZrxTi1-xO3 (PZT) simple solid solution. - The property of the PZT depends strongly on a compositional ratio of Zr/Ti that is selected. In an embodiment of the present invention, a tetragonal structure and a rhombohedral structure for the PZT coexist at a morphotropic phase boundary (MPB) when the Zr/Ti ratio approaches 52/48.
- In an embodiment of the present invention, the PZT has a tetragonal structure when the Zr/Ti ratio is lower than 52/48 (Ti-rich). In an embodiment of the present invention, the Zr/Ti ratio is between 10/90 and 40/60. In an embodiment of the present invention, the Zr/Ti ratio is 20/80.
- In an embodimen of the present invention, the PZT has a rhombohedral structure when the Zr/Ti ratio is higher than 52/48 (Zr-rich). In an embodiment of the present invention, the Zr/Ti ratio is between 60/40 and 80/20 which results in a higher switchable polarization and a more clearly defined switching voltage. In an embodiment of the present invention, the Zr/Ti ratio is 70/30.
- In an embodiment of the present invention, the
ferroelectric layer 400 includes a lanthanum-modified lead titanate, PbxLa1-xTiO3 (PLT) simple solid solution. - In an embodiment of the present invention, the
ferroelectric layer 400 includes a Pb1-yLayZr1-xTixO3 (PLZT) coupled solid solution. - In an embodiment of the present invention, the
ferroelectric layer 400 includes a SrBi2Ta2O9 (SBT) layered perovskite. - In an embodiment of the present invention, the
ferroelectric layer 400 includes a BaxSr1-xTiO3 (BST). - In an embodiment of the present invention, the
ferroelectric layer 400 includes a bismuth ferrite, BiFeO3 (BFO). The ferroelectric property of a multiferroic BFO thin film is modified considerably by a magnetic field. In an embodiment of the present invention, a ratio of 1.1 Bi: 1.0 Fe for the BFO resulted in the best crystallinity and the best ferroelectric property. - In an embodiment of the present invention, the
ferroelectric layer 400 includes bismuth ferrite and lead titanate, BiFeO3—PbTiO3 (BFPT). - In an embodiment of the present invention, the
ferroelectric layer 400 includes a polycrystalline structure. In an embodiment of the present invention, theferroelectric layer 400 has a grain size selected from a range of 8-20 nm. In an embodiment of the present invention, theferroelectric layer 400 has a grain size selected from a range of 20-40 nm. In an embodiment of the present invention, theferroelectric layer 400 has a grain size selected from a range of 40-60 nm. - In an embodiment of the present invention, the
ferroelectric layer 400 includes a crystalline structure. A high density may be achieved by forming theferroelectric layer 400 as a single-crystal film. In an embodiment of the present invention, the single crystal film has lower leakage current than a polycrystalline film. In an embodiment of the present invention, the single crystal film has less optical scattering than a polycrystalline film. - In an embodiment of the present invention, the
ferroelectric layer 400 is a single crystal film. In an embodiment of the present invention, theferroelectric layer 400 is formed epitaxially over thebottom electrode 300. Epitaxy refers to a state or condition in which a depositedmaterial 400 aligns to a crystallographic orientation of anunderlying material 300. - In an embodiment of the present invention, the
ferroelectric layer 400 is formed epitaxially over thebottom electrode 300 even though the lattice constants of theferroelectric layer 400 and thebottom electrode 300 are mismatched by 0.0-1.5%. In an embodiment of the present invention, theferroelectric layer 400 is formed epitaxially over thebottom electrode 300 even though the lattice constants of theferroelectric layer 400 and thebottom electrode 300 are mismatched by 1.5-3.5%. In an embodiment of the present invention, theferroelectric layer 400 is formed epitaxially over thebottom electrode 300 even though the lattice constants of theferroelectric layer 400 and thebottom electrode 300 are mismatched by 3.5-6.0%. - In an embodiment of the present invention, the
ferroelectric layer 400 has a thickness selected from a range of 4-20 nm. In an embodiment of the present invention, theferroelectric layer 400 has a thickness selected from a range of 20-80 nm. In an embodiment of the present invention, theferroelectric layer 400 has a thickness selected from a range of 80-240 nm. - In an embodiment of the present invention, the
ferroelectric layer 400 includes a single layer. In an embodiment of the present invention, theferroelectric layer 400 includes a dual layer. In an embodiment of the present invention, theferroelectric layer 400 includes a multilayer. In an embodiment of the present invention, theferroelectric layer 400 includes a superlattice. - In an embodiment of the present invention, the
ferroelectric film layer 400 is formed at a temperature selected from a range of 60-180 degrees Centigrade. In an embodiment of the present invention, theferroelectric film layer 400 is formed at a temperature selected from a range of 180-450 degrees Centigrade. In an embodiment of the present invention, theferroelectric film layer 400 is formed at a temperature selected from a range of 450-900 degrees Centigrade. - In an embodiment of the present invention, the
ferroelectric layer 400 is subsequently annealed in an inert environment, such as argon. In an embodiment of the present invention, theferroelectric layer 400 is subsequently annealed in an oxidizing environment, such as oxygen. - In an embodiment of the present invention, the
ferroelectric layer 400 is annealed at a temperature selected from a range of 400-550 degrees Centigrade. In an embodiment of the present invention, theferroelectric layer 400 is annealed at a temperature selected from a range of 550-750 degrees Centigrade. In an embodiment of the present invention, theferroelectric layer 400 is annealed at a temperature selected from a range of 750-1,000 degrees Centigrade. - Depending upon cation composition, oxygen content, and temperature, one or more crystallographic phases may be stable in the
ferroelectric layer 400. In an embodiment of the present invention, the stable crystallographic phases may include orthorhombic, rhombohedral, or monoclinic symmetry. - The structural properties of a single-crystal thin film or layer is characterized by in situ reflection high-energy electron diffraction (RHEED) and x-ray diffraction (XRD). The chemical composition and thickness of the thin film is determined by wavelength dispersive spectroscopy (WDS). Thickness may also be determined by Rutherford backscattering spectroscopy (RBS) or a profilometer.
- In an embodiment of the present invention, a probe-based storage system may include a movable x-y stage, a multiple conductive cantilever probe array, and a data signal processing module. The probe-based storage system is not limited by photolithography. Instead, the storage density depends on a bit size that is defined by probe technology and storage media material properties. The probe or the media will move physically so an initial latency is high.
- The probe-based storage system may include a seek-and-scan probe (SSP). The SSP includes a microelectromechanical system (MEMS) with transducers, sensors, and actuators. The track pitch and position of the multiple probes in the array are determined by nano-positioning. The tip scaling is determined by tip field focusing. In an embodiment of the present invention, the probe tip has a radius of 20 nm. In an embodiment of the present invention, the probe tip has a radius of 12 nm. In an embodiment of the present invention, the probe tip has a radius of 7 nm.
- A short voltage pulse is applied between a
bottom electrode 300 and the probe tip while scanning asurface 410 of the storage media, such as theferroelectric layer 400. The voltage pulse applied to the probe tip will initiate a local switching of domains in the storage media, such as theferroelectric layer 400. - The voltage pulse can write a domain in the storage media, such as the
ferroelectric layer 400 with a pattern of a one-dimensional feature, such as a dot, or a two-dimensional feature, such as a line. In an embodiment of the present invention, the polarization is in-plane. In an embodiment of the present invention, the polarization is out-of-plane. - A sign of the voltage pulse determines whether a polarization vector points from or to a plane of the
ferroelectric layer 400. The polarization direction in theferroelectric layer 400 may be sensed and read back by using a very low voltage. - Many embodiments and numerous details have been set forth above in order to provide a thorough understanding of the present invention. One skilled in the art will appreciate that many of the features in one embodiment are equally applicable to other embodiments. One skilled in the art will also appreciate the ability to make various equivalent substitutions for those specific materials, processes, dimensions, concentrations, etc. described herein. It is to be understood that the detailed description of the present invention should be taken as illustrative and not limiting, wherein the scope of the present invention should be determined by the claims that follow.
Claims (16)
1. A method comprising:
providing a substrate;
forming a buffer layer epitaxially over said substrate with a manufacture-friendly process;
forming a bottom electrode epitaxially over said buffer layer; and
forming a ferroelectric layer epitaxially over said bottom electrode.
2. The method of claim 1 wherein said manufacture-friendly process comprises radio frequency (RF) magnetron sputtering.
3. The method of claim 1 wherein said manufacture-friendly process comprises ion beam sputtering.
4. The method of claim 1 wherein said manufacture-friendly process comprises low-pressure plasma-jet sputtering.
5. The method of claim 1 wherein said manufacture-friendly process comprises electron-beam evaporation.
6. The method of claim 1 further comprising applying a bias field on said buffer layer while forming said buffer layer.
7. The method of claim 1 further comprising doping said buffer layer.
8. A structure comprising:
a substrate, said substrate comprising a silicon wafer with a (001) single crystal orientation;
a buffer layer disposed over said substrate, said buffer layer comprising a binary oxide having a cubic halide lattice structure with (001) as a lowest energy surface;
a bottom electrode disposed over said buffer layer; and
a ferroelectric layer disposed over said bottom electrodes.
9. The structure of claim 8 wherein said buffer layer comprises MgO.
10. The structure of claim 8 wherein said buffer layer is further doped with an element having a smaller radius to improve lattice matching.
11. The structure of claim 10 wherein said element comprises Beryllium.
12. A structure comprising:
a substrate, said substrate comprising a silicon wafer with a (111) single crystal orientation;
a buffer layer disposed over said substrate, said buffer layer comprising a rare-earth binary oxide having a cubic fluorite lattice structure symmetry with (111) as a lowest energy surface;
a bottom electrode disposed over said buffer layer; and
a ferroelectric layer disposed over said bottom electrodes.
13. The structure of claim 12 wherein said buffer layer comprises ZrO2.
14. The structure of claim 12 wherein said buffer layer comprises YO2.
15. The structure of claim 12 wherein said buffer layer comprises ErO2.
16. The structure of claim 12 wherein said buffer layer is further doped with an element having a smaller radius to improve lattice matching.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/958,773 US20090152684A1 (en) | 2007-12-18 | 2007-12-18 | Manufacture-friendly buffer layer for ferroelectric media |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/958,773 US20090152684A1 (en) | 2007-12-18 | 2007-12-18 | Manufacture-friendly buffer layer for ferroelectric media |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090152684A1 true US20090152684A1 (en) | 2009-06-18 |
Family
ID=40752103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/958,773 Abandoned US20090152684A1 (en) | 2007-12-18 | 2007-12-18 | Manufacture-friendly buffer layer for ferroelectric media |
Country Status (1)
Country | Link |
---|---|
US (1) | US20090152684A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110089415A1 (en) * | 2009-10-20 | 2011-04-21 | The Regents Of The University Of California | Epitaxial growth of single crystalline mgo on germanium |
US20120212136A1 (en) * | 2009-08-27 | 2012-08-23 | Mosaic Crystals Ltd. | Penetrating plasma generating apparatus for high vacuum chambers |
CN103496747A (en) * | 2013-09-06 | 2014-01-08 | 山东建筑大学 | Bismuth ferrite-strontium bismuth titanatemultiferroic composite film and preparation method thereof |
US20220076991A1 (en) * | 2018-12-21 | 2022-03-10 | Soitec | Substrate of the semi-conductor-on-insulator type for radiofrequency applications |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020154554A1 (en) * | 2001-03-26 | 2002-10-24 | Takamitsu Higuchi | Ferroelectric memory and electronic apparatus |
US20020179926A1 (en) * | 2001-06-01 | 2002-12-05 | Motorola, Inc. | Fabrication of integrated semiconductor devices for interacting with magnetic storage media |
US20030218644A1 (en) * | 2002-03-25 | 2003-11-27 | Takamitsu Higuchi | Board for electronic device, electronic device, ferroelectric memory, electronic apparatus, ink-jet recording head, and ink-jet printer |
US6943080B2 (en) * | 2002-12-10 | 2005-09-13 | Fujitsu Limited | Method of manufacturing the semiconductor device |
US7074697B2 (en) * | 1999-10-01 | 2006-07-11 | The Regents Of The University Of California | Doping-assisted defect control in compound semiconductors |
-
2007
- 2007-12-18 US US11/958,773 patent/US20090152684A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7074697B2 (en) * | 1999-10-01 | 2006-07-11 | The Regents Of The University Of California | Doping-assisted defect control in compound semiconductors |
US20020154554A1 (en) * | 2001-03-26 | 2002-10-24 | Takamitsu Higuchi | Ferroelectric memory and electronic apparatus |
US20020179926A1 (en) * | 2001-06-01 | 2002-12-05 | Motorola, Inc. | Fabrication of integrated semiconductor devices for interacting with magnetic storage media |
US20030218644A1 (en) * | 2002-03-25 | 2003-11-27 | Takamitsu Higuchi | Board for electronic device, electronic device, ferroelectric memory, electronic apparatus, ink-jet recording head, and ink-jet printer |
US6943080B2 (en) * | 2002-12-10 | 2005-09-13 | Fujitsu Limited | Method of manufacturing the semiconductor device |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120212136A1 (en) * | 2009-08-27 | 2012-08-23 | Mosaic Crystals Ltd. | Penetrating plasma generating apparatus for high vacuum chambers |
US20110089415A1 (en) * | 2009-10-20 | 2011-04-21 | The Regents Of The University Of California | Epitaxial growth of single crystalline mgo on germanium |
US8766341B2 (en) * | 2009-10-20 | 2014-07-01 | The Regents Of The University Of California | Epitaxial growth of single crystalline MgO on germanium |
CN103496747A (en) * | 2013-09-06 | 2014-01-08 | 山东建筑大学 | Bismuth ferrite-strontium bismuth titanatemultiferroic composite film and preparation method thereof |
US20220076991A1 (en) * | 2018-12-21 | 2022-03-10 | Soitec | Substrate of the semi-conductor-on-insulator type for radiofrequency applications |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7867786B2 (en) | Ferroelectric layer with domains stabilized by strain | |
US10403815B2 (en) | Semiconductor device and dielectric film | |
US5555486A (en) | Hybrid metal/metal oxide electrodes for ferroelectric capacitors | |
US7368172B2 (en) | Membrane multi-layer structure, and actuator element, capacitive element and filter element using the same | |
US9257524B2 (en) | Layered film including heteroepitaxial PN junction oxide thin film | |
JP3944341B2 (en) | Manufacturing method of oxide epitaxial strained lattice film | |
US20160172365A1 (en) | Ferroelectric memory device and fabrication process thereof, and methods for operation thereof | |
US20080251816A1 (en) | Semiconductor memory device and method for fabricating the same | |
JPH1017394A (en) | Production of film structure, electronic device, recording medium and ferroelecric thin film | |
US8890142B2 (en) | Oxide electronic device and method for manufacturing the same | |
US20070249066A1 (en) | Ferroelectric rare-earch manganese-titanium oxides | |
US20100182730A1 (en) | Ferroelectric varactor with improved tuning range | |
Singh et al. | Memory improvement with high-k buffer layer in metal/SrBi2Nb2O9/Al2O3/silicon gate stack for non-volatile memory applications | |
US20090152684A1 (en) | Manufacture-friendly buffer layer for ferroelectric media | |
US6663989B2 (en) | Non c-axis oriented bismuth-layered perovskite ferroelectric structure epitaxially grown on buffered silicon | |
JP4401300B2 (en) | Method for forming (001) oriented perovskite film and apparatus having such perovskite film | |
US6531235B2 (en) | Non-c-axis oriented bismuth-layered perovskite ferroelectric structure epitaxially grown on buffered silicon | |
JPH11261028A (en) | Thin film capacitor | |
JPH0982909A (en) | Semiconductor storage device and its manufacture | |
KR100219522B1 (en) | A semiconductor device having single crystal ferroelectric film and fabrication method of the same | |
Okuwada et al. | Epitaxial growth at PZT/Ir interface | |
JPH11274419A (en) | Thin film capacitor | |
Aoki et al. | Formation of reliable Pb (Ti, Zr) O 3 thin-film capacitors for read/write endurance of ferroelectric non-volatile memories | |
US20220328651A1 (en) | Semiconducting Ferroelectric Device with Silicon Doped Electrode | |
Yoon | Epitaxial SrRuO 3 thin films deposited on SrO buffered-Si (001) substrates for ferroelectric Pb (Zr 0.2 Ti 0.8) O 3 thin films |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |