US20090096036A1 - Semiconductor device and method of manufacturing the same - Google Patents

Semiconductor device and method of manufacturing the same Download PDF

Info

Publication number
US20090096036A1
US20090096036A1 US12248250 US24825008A US20090096036A1 US 20090096036 A1 US20090096036 A1 US 20090096036A1 US 12248250 US12248250 US 12248250 US 24825008 A US24825008 A US 24825008A US 20090096036 A1 US20090096036 A1 US 20090096036A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
semiconductor
misfet
soi
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12248250
Inventor
Takashi Ishigaki
Ryuta Tsuchiya
Yusuke Morita
Nobuyuki Sugii
Shinichiro Kimura
Toshiaki Iwamatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823418MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823878Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors

Abstract

There is provided an SOI-MISFET including: an SOI layer; a gate electrode provided on the SOI layer interposing a gate insulator; and a first elevated layer provided higher in height from the SOI layer than the gate electrode at both sidewall sides of the gate electrode on the SOI layer so as to constitute a source and drain. Further, there is also provided a bulk-MISFET including: a gate electrode provided on a silicon substrate interposing a gate insulator thicker than the gate insulator of the SOI MISFET; and a second elevated layer configuring a source and drain provided on a semiconductor substrate at both sidewalls of the gate electrode. A the first elevated layer is thicker than the elevated layer, and the whole of the gate electrodes, part of the source and drain of the SOI-MISFET, and part of the source and drain of the bulk-MISFET are silicided.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • [0001]
    The present application claims priority from Japanese Patent Application No. JP 2007-265037 filed on Oct. 11, 2007, the content of which is hereby incorporated by reference into this application.
  • TECHNICAL FIELD OF THE INVENTION
  • [0002]
    The present invention relates to a semiconductor device and a manufacturing technology thereof. More particularly, the present invention relates to a MISFET (Metal Insulator Semiconductor Field Effect Transistor) formed on a substrate (SOI substrate) having an SOI (Silicon on Insulator) structure.
  • BACKGROUND OF THE INVENTION
  • [0003]
    Accompanied with introduction of higher integration and higher performance of LSIs (semiconductor devices), the miniaturization of a MISFET constituting an LSI has been advanced, and as a gate length of the MISFET is scaled, and thus a problem of short channel effect that reduces a threshold voltage Vth has become significant. This short channel effect arises from the fact that the broadening of depletion layers of the source and drain portions of the MISFET affects up to a channel portion along with the miniaturization of the channel length.
  • [0004]
    On the contrary, in recent years, a full depletion type SOI structure has been attracting attentions. In this structure, the depletion layer induced in a body region directly below a gate electrode reaches up to the bottom of the body region, that is, an interface of the body region and a buried insulating layer, and thus a steep sub-threshold factor (S-factor) is obtained. In general, with respect to an element having a gate length smaller than or equal to 100 nm, a thin single-crystal semiconductor layer (SOI layer) on the buried insulating layer is required to be smaller than or equal to 20 nm.
  • [0005]
    At this time, since a diffusion layer (semiconductor region) constituting the source and drain is also formed inside the thin SOI layer, an external resistance of the MISFET becomes high. Further, when a silicide layer is formed on an upper portion of the diffusion layer to reduce the resistance, a silicide layer reaches up to the buried insulating layer, and this reduces a contact area between the diffusion layer and the silicide layer, and a problem arises that a contact resistance is increased and a current is reduced.
  • [0006]
    To avoid these problems, it is conceivable to form a so-called elevated source and drain structure (hereinafter, the stacked semiconductor layers are referred to as an elevated layer), which constitutes the source and drain by the semiconductor layers elevated at both sides of the gate (gate electrode). This is because, by elevating, that is, stacking semiconductor layers on the SOI layer serving as a base by using a selective epitaxial growth method, the silicide layer is prevented from reaching up to the buried insulating layer and the external resistance of the MISFET can be reduced.
  • [0007]
    Meanwhile, since a breakdown voltage-between source and drain of the MISFET fabricated on the SOI substrate is deteriorated, there arises a problem that it can be used only in a low voltage regime. Hence, it is desirable that a high-breakdown voltage element (for example, MISFET), and an ESD protection element and the like for preventing ESD (electrostatic breakdown) are fabricated not on the SOI substrate, but on a bulk substrate.
  • [0008]
    In Hou-Yu Chen et al., “Novel 20 nm Hybrid SOI/Bulk CMOS Technology with 0.183 μm2 6 T-SRAM Cell by Immersion Lithography”, 2005 Symposium on VLSI Technology Digest of Technical Papers, 2005, pp. 16-17 (Non-Patent Document 1), the SOI layer and the elevated insulating layer of the SOI substrate are removed, so that a bulk region whose silicon substrate is exposed on the same substrate is formed. As a result, by using the SOI substrate having an extremely thin buried insulating layer having a 20-nm thickness so that a step between the bulk region and the SOI region is made low, the SOI region can be formed with the MISFET (hereinafter, referred to as SOI-MISFET) and the bulk region can be formed with the MISFET (hereinafter, referred to as bulk-MISFET) by a common process without complicating the process.
  • SUMMARY OF THE INVENTION
  • [0009]
    When the SOI-MISFET and the bulk-MISFET have an elevated source and drain structure (elevated layer), it is desirable that the thickness of the elevated layer is suitable to each of the SOI-MISFET and the bulk-MISFET. The reason is because the conditions of impurity implantation for forming a diffusion layer are adjusted by the thickness of the elevated layer. Further, to avoid a problem of gate depletion in the MISFET using polycrystalline (poly-) silicon for the gate, when a full silicidation processing (FUSI) is performed for fully siliciding the polycrystalline silicon of the gate up to the gate insulator, it is necessary to avoid the gate and the source or the drain from contacting with each other at the time of silicidation.
  • [0010]
    The inventors of the present invention have conducted a study on the semiconductor device having an SOI-MISFET and a bulk-MISFET mounted together. For example, similarly to the Non-Patent Document 1, when the SOI-MISFET and the bulk-MISFET are formed by a same process, a step of forming an elevated layer on both of the SOI-MISFET and the bulk-MISFET by selective epitaxial growth is conceivable. In the course of such a study, the present inventors have found out a phenomenon that the thickness of the elevated layer is varied depending on a concentration of an impurity contained in the single crystal silicon serving as a base in the selective epitaxial growth. Specifically, it was found that the lower the impurity concentration is, the thicker the elevated layer becomes.
  • [0011]
    Due to this phenomenon, after simply forming the elevated layers on both of the SOI-MISFET and the bulk-MISFET by the selective epitaxial growth, when the full silicidation processing is performed for fully siliciding the polycrystalline polysilicon of the gate up to the gate insulator, the problem described below is posed.
  • [0012]
    When the gate and the source/drain are silicided at the same time, it is necessary to elevate the elevated layer of the SOI-MISFET higher than the gate so that the silicide layer of the SOI-MISFET formed on the SOI layer does not reach the buried insulating layer. Further, in the bulk-MISFET formed on the bulk (semiconductor substrate) of a high-breakdown voltage element and the like, to increase a breakdown voltage between the source and drain, the base (single crystal silicon) of the elevated layer of the bulk-MISFET has an impurity concentration of approximately 5×1017/cm3 to 1×1019/cm3. In the meantime, in the base (single crystal silicon) of the elevated layer of the SOI-MISFET, because of the reduction of the external resistance, an impurity concentration thereof is about 1×109/cm3 or more, which is higher than that of the bulk-MISFET.
  • [0013]
    In such a case, when the elevated layers of the SOI-MISFET and the bulk-MISFET are formed simultaneously, due to the phenomenon found out by the present inventors, even when the height of the elevated layer of one SOI-MISFET is appropriately adjusted, the elevated layer of the bulk-MISFET becomes too high in the other bulk-MISFET, because the impurity concentration of the semiconductor region (single crystal silicon) of the base is low.
  • [0014]
    When the elevated layer of the bulk-MISFET becomes too high in this manner, on the occasion of forming the diffusion layer by the bulk-MISFET and the SOI-MISFET thereafter, it becomes necessary to adjust the conditions of the impurity implantation, and thus the process becomes complicated. Further, when the elevated layer of the bulk-MISFET becomes too much higher than a gate sidewall, the gate is sometimes connected to the source or drain at the time of silicidation.
  • [0015]
    Therefore, as mentioned above, it is desirable that the thickness of the elevated layer is suitable to each of the SOI-MISFET and the bulk-MISFET.
  • [0016]
    An object of the present invention is to provide a technology capable of realizing higher integration and higher performance of a semiconductor device.
  • [0017]
    Another object of the present invention is to provide a technology capable of manufacturing a semiconductor device provided with an SOI-MISFET and a bulk-MISFET on the same semiconductor substrate.
  • [0018]
    The above and other objects and novel characteristics of the present invention will be apparent from the description of this specification and the accompanying drawings.
  • [0019]
    The typical ones of the inventions disclosed in this application will be briefly described as follows.
  • [0020]
    A semiconductor device according to one embodiment of the present invention has: a semiconductor substrate having an SOI region and a bulk region in a periphery of the SOI region; an SOI-MISFET provided in the SOI region; and a bulk-MISFET provided in the bulk-region having a breakdown voltage higher than that of the SOI-MISFET.
  • [0021]
    The SOI-MISFET includes: an SOI layer provided on an insulating layer buried in the semiconductor substrate; a first gate electrode provided on the SOI layer interposing a first gate insulator; and a first elevated layer provided on the SOI-layer at both sidewall sides of the first gate electrode and having a height from the SOI layer larger than that of the first gate electrode to constitute a first source and drain.
  • [0022]
    Further, the bulk-MISFET includes: a second gate electrode provided on the semiconductor substrate interposing a second gate insulator thicker than the first gate insulator; and a second elevated layer forming a second source and drain provided on the semiconductor substrate at both sidewall sides of the second gate electrode.
  • [0023]
    Here, a thickness of the first elevated layer is larger than that of the second elevated layer, and the whole of the first gate electrode and the second gate electrode are silicided, and parts of the first source and drain and the second source and drain are silicided.
  • [0024]
    The effects obtained by typical aspects of the present invention will be briefly described below.
  • [0025]
    According to one embodiment, the thicknesses of the first elevated layer and the second elevated layer are optimized, and the semiconductor device having the SOI-MISFET and the bulk-MISFET mounted together can be highly integrated and highly improved in performance.
  • BRIEF DESCRIPTIONS OF THE DRAWINGS
  • [0026]
    FIG. 1 is a planar view of main parts showing a semiconductor device according to one embodiment of the present invention;
  • [0027]
    FIG. 2 is a cross-sectional view of main parts of a semiconductor substrate taken along the line A-A′ of FIG. 1;
  • [0028]
    FIG. 3 is a cross-sectional view of main parts of the semiconductor substrate taken along the line B-B′ of FIG. 1;
  • [0029]
    FIG. 4 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device according to one embodiment of the present invention;
  • [0030]
    FIG. 5 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 4;
  • [0031]
    FIG. 6 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 5;
  • [0032]
    FIG. 7 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 6;
  • [0033]
    FIG. 8 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 7;
  • [0034]
    FIG. 9 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device in the same step of FIG. 8;
  • [0035]
    FIG. 10 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 8 and FIG. 9;
  • [0036]
    FIG. 11 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 10;
  • [0037]
    FIG. 12 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 11;
  • [0038]
    FIG. 13 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 12;
  • [0039]
    FIG. 14 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 13;
  • [0040]
    FIG. 15 is a diagram showing a thickness of an epitaxial film to be grown as expressed by a function of the growth time with respect to a state in which a concentration of an impurity contained in a single crystal silicon layer serving as a base varies in a selective epitaxial growth method;
  • [0041]
    FIG. 16 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 14;
  • [0042]
    FIG. 17 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 16;
  • [0043]
    FIG. 18 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 17;
  • [0044]
    FIG. 19 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 18;
  • [0045]
    FIG. 20 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 19;
  • [0046]
    FIG. 21 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 20;
  • [0047]
    FIG. 22 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 21;
  • [0048]
    FIG. 23 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 22;
  • [0049]
    FIG. 24 is a cross-sectional view of main parts of a semiconductor device according to another embodiment of the present invention;
  • [0050]
    FIG. 25 is a cross-sectional view of main parts of a semiconductor substrate in a manufacturing step of the semiconductor device of the another embodiment of the present invention;
  • [0051]
    FIG. 26 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 25;
  • [0052]
    FIG. 27 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 26; and
  • [0053]
    FIG. 28 is a cross-sectional view of main parts of the semiconductor substrate in a manufacturing step of the semiconductor device continued from FIG. 27.
  • DESCRIPTIONS OF THE PREFERRED EMBODIMENTS
  • [0054]
    In the embodiments described below, the invention will be described in a plurality of sections or embodiments when required as a matter of convenience. However, these sections or embodiments are not irrelevant to each other unless otherwise stated, and the one relates to the entire or a part of the other as a modification example, details, or a supplementary explanation thereof.
  • [0055]
    Also, in the embodiments described below, when referring to the number of elements (including number of pieces, values, amount, range, and the like), the number of the elements is not limited to a specific number unless otherwise stated or except the case where the number is apparently limited to a specific number in principle. The number larger or smaller than the specified number is also applicable.
  • [0056]
    Further, in the embodiments described below, it goes without saying that the components (including element steps) are not always indispensable unless otherwise stated or except the case where the components are apparently indispensable in principle.
  • [0057]
    Also, components having the same function are denoted by the same reference symbols throughout the drawings for describing the embodiments, and the repetitive description thereof is omitted.
  • [0058]
    Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. It is needless to say that materials, types of conductivity, and conditions in manufacturing are not limited to those described in the embodiments, and there are many various modifications, respectively.
  • First Embodiment
  • [0059]
    In FIGS. 1 to 3, a semiconductor device according to an embodiment of the present invention is shown. FIG. 1 is a planar view of main parts, FIG. 2 is a cross-sectional view of main parts taken along the line A-A′ of FIG. 1, and FIG. 3 is a cross-sectional view of main parts taken along the line B-B′ of FIG. 1. In the planar view of FIG. 1, to facilitate visualization, illustrations of part of members such as an insulating film (insulator) are omitted.
  • [0060]
    The semiconductor device of the present embodiment includes: an SOI-MISFET having a gate electrode 35 a that is fully silicided and an elevated source and drain structure inside an SOI region 100 of a silicon substrate 1; and a bulk-MISFET (high-breakdown voltage MISFET) having a gate electrode 35 b that is fully silicided and an elevated source and drain structure inside a bulk region 200 on the silicon substrate 1 that is exposed by removing an SOI layer 3 and a buried insulating layer 2.
  • [0061]
    In this manner, the semiconductor device of the present embodiment includes: a silicon substrate 1 having an SOI region 100 and a peripheral region of the SOI region; the SOI-MISFET provided on an main surface of the silicon substrate 1 in the SOI region 100; and the bulk-MISFET provided on the main surface of the silicon substrate 1 in the bulk-region 200 and having a higher breakdown voltage than the SOI-MISFET.
  • [0062]
    In the SOI-MISFET inside the SOI region 100, the gate electrode 35 a is formed on the silicon substrate 1, the buried insulating layer 2, and an SOI layer 3, interposing a gate insulator 15. In this manner, the SOI-MISFET includes the SOI layer 3 on the buried insulating layer 2 buried in the silicon substrate 1, and the gate electrode 35 a provided on the SOI layer 3 interposing the gate insulator 15.
  • [0063]
    Further, the SOI-MISFET includes: a channel region formed in the SOI layer 3 directly under the gate electrode 35 a; a semiconductor region (diffusion layer) 26 a or 29 a constituting the source and the drain (diffusion layer 26 or 29) formed in the SOI layer 3 on both sides of the channel region, and an extension layer (diffusion layer) 32 or 33 formed in the SOI layer 3 between the semiconductor region 26 a or 29 a and the channel region.
  • [0064]
    Further, the SOI-MISFET includes: a sidewall 34 made of an insulating film formed at a side portion of the gate electrode 35 a; an offset spacer formed of a silicon oxide film 22 formed between this sidewall 34 and the gate electrode 35 a; an elevated layer 24 formed of a single crystal semiconductor layer formed on the SOI layer 3 (semiconductor region 26 a or 29 a), and a silicide layer 36 formed to the elevated layer 24. This elevated layer 24 constitutes the source and drain (diffusion layer 26 or 29) of the SOI-MISFET, and at this time, it becomes a layer in which an implanted impurity is diffused (diffusion layer). In this manner, among the elevated layer 24 and the semiconductor region 26 a or 29 a constituting the source and drain (diffusion layer 26 or 29) of the SOI-MISFET, an upper portion of the elevated layer 24 is silicided. Note that, if the SOI layer 3 below the elevated layer 24 is not silicided, the elevated layer 24 may be fully silicided.
  • [0065]
    Further, the SOI-MISFET includes a back gate contact electrode 41 for modulating the channel via a well 6 or 8 and the buried insulating layer 2 inside a back gate contact region 300 which similarly exposes the silicon substrate 1 inside the well 6 or 8.
  • [0066]
    In the bulk-MISFET inside the bulk region 200, a gate electrode 35 b is formed on the same silicon substrate 1 to which the SOI-MISFET is formed interposing a gate insulator 16. The gate insulator 16 here is thicker in thickness than the gate insulator 15 of the SOI-MISFET. In this manner, the gate electrode 35 b provided on the silicon substrate 1 through the gate insulator 16 thicker than the gate insulator 15 is provided.
  • [0067]
    Further, the bulk-MISFET includes: a channel region formed in the silicon substrate 1 directly under this gate electrode 35 b; a semiconductor region 27 a or 30 a constituting the source and drain (diffusion layer 27 or 30) formed on the silicon substrate 1 at both sides of this channel region; and an extension layer (diffusion layer) 20 or 21 formed on the silicon substrate 1 between this semiconductor region 27 a or 30 a and the channel region.
  • [0068]
    Further, the bulk-MISFET includes: the sidewall 34 formed of an insulating film formed at the side portion of the gate electrode 35 b; an offset spacer formed of the silicon oxide film 22 formed between this sidewall 34 and the gate electrode 35 b; an elevated layer 25 formed of a single crystal semiconductor layer formed on this silicon substrate 1 (semiconductor region 27 a or 30 a); and a silicide layer 37 formed to the elevated layer 25. This elevated layer 25 constitutes the source and drain (diffusion layer 27 or 30) of the bulk-MISFET, and at this time, it becomes a layer in which an implanted impurity is diffused (diffusion layer). In this manner, among the elevated layer 25 and the semiconductor region 27 a or 30 a constituting the source and drain (diffusion layer 27 or 30) of the bulk-MISFET, whole of the elevated layer 25 and the upper portion of the semiconductor region 27 a or 30 a are silicided.
  • [0069]
    Further, whole of the gate electrodes 35 a and 35 b are constituted by fully silicided layers (silicide layers). Hence, a desired threshold voltage value is realized by the work function of the silicide layer. That is, a suppression of the gate depletion which causes a trouble in the gate electrode made of polycrystalline silicon, and a low resistance of gate electrode wiring is made possible. In the semiconductor device based on the present embodiment, while the descriptions will be made on a gate electrode material applied with a Ni silicide film, it is not limited to this, and the material may be one whose work function is positioned approximately on the center of a bandgap of a single crystal silicon thin film, among a metal film, a metal silicided film or a metal nitride film of Ni, Co, Ti, W, Ta, Mo, Cr, Al, Pt, Pa, and Ru, etc.
  • [0070]
    Further, in the semiconductor device according to the present embodiment, a thickness of the elevated layer 24 of the SOI-MISFET is made thicker than that of the elevated layer 25 of the bulk-MISFET, and part of the source and drain (diffusion layer 26 or 29) of the SOI-MISFET and the source and drain (diffusion layer 27 or 30) of the bulk-MISFET are silicided.
  • [0071]
    Here, the SOI-MISFET in the present embodiment has the elevated layer 24 on the SOI layer 3 constituting the channel and extremely thin having a thickness of, for example, about 10 nm. Most part of the source and drain (diffusion layer 26 or 29) of the SOI-MISFET including the elevated layer 24 is constituted by the silicide layer 36, and moreover, the silicide layer 36 is constituted so as not to reach the buried insulating layer 2. Hence, without increasing the contact resistance of the silicide layer 36 and the diffusion layer 26 or 29, an external resistance of the SOI-MISFET is reduced, and a drive current can be increased.
  • [0072]
    Further, the bulk-MISFET has the elevated layer 25 having a smaller thickness than the elevated layer 24 of the SOI-MISFET. Hence, the diffusion layer 27 or 30 formed by the same process as the SOI-MISFET can be formed deeply into the silicon substrate 1, and moreover, formed with an impurity concentration distribution moderate from the upper surface. This can realize a resistance reduction of the diffusion layer 27 or 30 and reduction of a leakage current flowing through a PN junction between the diffusion layer 27 or 30 and the silicon substrate 1 at the same time. Further, since the silicide layer 37 can be formed from the elevated layer 25 constituting the source and drain (diffusion layer 27 or 30) of the bulk-MISFET into the silicon substrate 1 (semiconductor region 27 a or 30 a), the contact area of the silicide layer 37 with the diffusion layer 27 or 30 can be increased so that the contact resistance is reduced.
  • [0073]
    Further, in the present embodiment, a high-performance SOI-MISFET and a bulk-MISFET such as a high-breakdown voltage element and an ESD protection element for protecting ESD breakdown (electrostatic breakdown) can be manufactured on the same substrate without complicating the process.
  • [0074]
    In the present embodiment, a substrate (SOI-substrate) having a Full Depletion SOI structure is used. In this SOI substrate, the thickness of the buried insulating layer 2 is smaller than or equal to 20 nm, and the thickness of the SOI layer 3 is smaller than or equal to 20 nm. By using this SOI substrate, in the SOI-MISFET, a depletion layer induced in a body region directly below the gate electrode 35 a reaches up to the bottom of the body region, that is, the boundary with the buried insulating layer 2, and therefore, a steep sub-threshold factor (S-factor) can be obtained.
  • [0075]
    In this manner, according to the present embodiment, the thicknesses of the elevated layer 24 of the SOI-MISFET and the elevated layer 25 of the bulk-MISFET are optimized, so that the semiconductor device having the SOI-MISFET and the bulk-MISFET mounted together can be highly integrated and highly improved in performance.
  • [0076]
    Next, an example of a method of manufacturing the semiconductor device in the present embodiment as configured according to the foregoing will be described in an order of steps by using the drawings. While descriptions will be made by fixing a semiconductor substrate and a conductive type of the semiconductor film, the combination of the conductive type may be arbitrary, and is not limited to the conductive type described in the present embodiment.
  • [0077]
    First, as shown in FIG. 4, a substrate (hereinafter, referred to as SOI substrate) is prepared, which has an SOI structure constituted by a semiconductor substrate, for example, the silicon substrate 1 of a P-type single crystal, the buried insulating layer 2 having a thickness of 10 nm buried in the silicon substrate 1, and the SOI layer 3 serving as a single crystal semiconductor layer having a thickness of 10 nm on the buried insulating layer 2. The SOI layer 3 can be made thin up to a desired thickness of about 10 nm after forming a silicon oxide film on the layer by, for example, a thermal oxidation method, and removing the silicon oxide film. In the present embodiment, the SOI substrate having a Full Depletion SOI structure is used to obtain a steep sub-threshold factor (S-factor).
  • [0078]
    Subsequently, as shown in FIG. 5, a silicon oxide film 4 is formed on the SOI layer 3, and a device isolation region 5 is formed on the SOI substrate. More specifically, the thin silicon oxide film 4 having a thickness of about 10 nm is first formed on the SOI layer 3 by, for example, a thermal oxidation method, and after that, a silicon nitride film is deposited by, for example, a CVD (Chemical vapor Deposition) method. Next, by lithography technology and dry etching technology, a pattern (trench) is formed, where the silicon nitride film, the silicon oxide film 4, the SOI layer 3, the buried insulating layer 2, and a part (depth of 260 nm) of the silicon substrate 1 in the desired region are removed. Next, a thick silicon oxide film is deposited on the whole surface by, for example, the CVD method by a thickness to the extent that the patterned region (trench) is buried, and with taking the previously deposited silicon nitride film as a terminal point, the deposited silicon oxide film is planarized by a chemical mechanical polishing (CMP) method. Next, the silicon nitride film used as the terminal point of the CMP is selectively removed by, for example, hot phosphoric acid, so that the device isolation region 5 which is an STI (Shallow Trench Isolation) is formed. At this time, before removing the silicon nitride film, a part of the upper part of the planarized silicon oxide film is selectively removed by, for example, hydrofluoric acid cleaning, and thus the thickness of the silicon oxide film buried in the pattern (trench) can be adjusted and a step between the device isolation region 5 and the SOI layer 3 can be also controlled.
  • [0079]
    Subsequently, as shown in FIG. 6, in the SOI region 100 forming the SOI-MISFET, the desired region of the silicon substrate 1 is selectively formed with the P-type well 6 and a threshold voltage control diffusion layer region 7 by ion implantation through the thin silicon oxide film 4, the thin SOI layer 3 and the thin buried insulating layer 2 by using a lithography technology. Subsequently, similarly, the desired region of the silicon substrate 1 is selectively formed with the N-type well 8 and a threshold voltage control diffusion layer region 9.
  • [0080]
    Subsequently, as shown in FIG. 7, in the SOT region 100 for forming the SOI-MISFET, a photoresist pattern 10 is formed. More specifically, a photoresist is coated on the SOI substrate, and by the lithography technology, a photoresist pattern 10 is formed so as to form the bulk region 200 for forming the bulk-MISFET and to open a back gate contact region 300 for forming a back gate contact. At this time, the photoresist pattern 10 is formed so as to stretch to the device isolation region 5 of the boundary of the SOT region 100 and the bulk region 200, and the device isolation region 5 of the boundary of the SOT region 100 and the back gate contact region 300.
  • [0081]
    Subsequently, as shown in FIGS. 8 and 9, the silicon oxide films 4 of the opened bulk region 200 and the back gate contact region 300 are removed by, for example, hydrofluoric acid cleaning. At this time, a part of the upper portion of the device isolation region 5 of the bulk region 200 made of the silicon oxide film is also scraped, and in the bulk region 200, the step between the silicon substrate 1 and the STI (device isolation region 5) can be adjusted, and moreover, the step on the STI generated in the photoresist boundary part can be made gentle. Next, for example, by the dry etching technology, with taking the buried insulating layer 2 as a stopper, the SOT layer 3 is selectively removed, and after that, the photoresist is removed.
  • [0082]
    After this, if needed, upon removal of the buried insulating layer 2 on the silicon substrate 1 by, for example, hydrofluoric acid cleaning, the surface of the silicon substrate 1 is oxidized to the extent of 10 nm by a thermal oxidation method, and by using a sacrificial oxidation method of removing the silicon oxide film thus formed, a damage layer introduced on the silicon substrate 1 may be removed by dry etching having the SOI layer 3 removed. After that, for example, a thin silicon oxide film to the extent of 10 nm is formed again on the silicon substrate 1 by a thermal oxidation method, thereby reproducing conditions similar to those of FIGS. 8 and 9.
  • [0083]
    In the bulk region 200 and the back gate contact region 300 thus formed through the above-described process, a step between the surface of the silicon substrate 1 and the surface of the SOI layer 3 of the SOI region 100 is small to the extent of 20 nm. This enables the SOI-MISFET and the bulk-MISFET to be formed by the same process in the deposition and processing of the polycrystalline silicon film, which later becomes a gate, and is effective for preventing unprocessed parts of the step portion and a gate disconnection.
  • [0084]
    Subsequently, as shown in FIG. 10, in the bulk region 200, a P-type well 11 and a threshold voltage control diffusion layer region 12 are selectively formed in the desired region of the silicon substrate 1 by a lithography technology and an ion implantation through the thin buried insulating layer 2. Subsequently, similarly, an N-type well 13 and a threshold voltage control diffusion layer region 14 are selectively formed in the desired region of the silicon substrate 1.
  • [0085]
    Subsequently, as shown in FIG. 11, the gate insulator 15 of the SOI-MISFET is formed in the SOI region 100, and the gate insulator 16 of the bulk-MISFET is formed in the bulk region 200, and after that, for example, by a CVD method, a polycrystalline silicon film 17 having a thickness of 40 nm, a silicon oxide film 18 having a thickness of 50 nm, and a silicon nitride film 19 having a thickness of 30 nm are stacked in sequence, and by a lithography technology and anisotropic dry etching, a gate electrode and a gate protection film formed of the stacked film are formed.
  • [0086]
    Here, the gate insulator 15 of the SOI-MISFET in the SOI region 100 and the gate insulator 16 of the bulk-MISFET in the bulk region 200 are formed specifically as follows. First, the buried insulating layer 2 exposed on the surface of the bulk region 200 is removed, for example, by hydrofluoric acid cleaning so as to expose the surface of the silicon substrate 1. After that, for example, by the thermal oxidation method, a thermal oxide film of 7.5 nm is formed on the silicon substrate 1.
  • [0087]
    At this time, similarly, in the SOI region 100, the silicon oxide film 4 exposed on the surface is removed, and the thermal oxide film of 7.5 nm is formed on the SOI layer 3. This is selectively removed, for example, by a lithography technology and hydrofluoric acid cleaning, and a thermal oxide film of 1.9 nm is formed on the SOI layer 3, for example, by a thermal oxidation method.
  • [0088]
    The surfaces of these thermal oxide films of 7.5 nm and the thermal oxide film of 1.9 nm are nitrided by NO gas, thereby stacking and forming nitride films of 0.2 nm on the main surfaces, and the insulating film formed on the SOI layer 3 is taken as the gate insulator 15, and the insulating film formed on the silicon substrate 1 is taken as the gate insulator 16, respectively.
  • [0089]
    In this manner, the gate insulator 16 of the bulk-MISFET can be formed to be thicker than the gate insulator 15 of the SOI-MISFET. As a result, the breakdown voltage of the bulk-MISFET is made high so as to enable a high voltage operation.
  • [0090]
    Further, in the present embodiment, as described above, since the step between the SOI region 100 and the bulk region 200 is low to the extent of 20 nm, it is within an allowable range of focal depth upon the lithography, and both of the regions can be formed simultaneously. Further, upon lamination and processing of the polycrystalline silicon film having a thickness of 40 nm as a gate material film, even in the step to stretch to both of the regions, both of the regions can be formed without unprocessed parts and disconnection.
  • [0091]
    Subsequently, by a lithography technology, for example, As (arsenic) ions are implanted for an N-type bulk-MISFET, and, for example, BF2 ions are implanted for a P-type bulk-MISFET by an acceleration energy of 45 keV under conditions of implantation amounts of 3×1013/cm2 and 5×1013/cm2, respectively. At this time, by the silicon nitride film 19 and the silicon oxide film 18 serving as the gate protection films, the polycrystalline silicon film 17 serving as the gate electrode and the channel region below the gate are not implanted with an impurity, and the surface region of the silicon substrate 1 has formed thereto a shallow N-type diffusion layer (hereinafter, referred to as an extension layer) 20 and a shallow P-type diffusion layer (similarly, referred to as an extension layer) 21 in a self-aligned manner (FIG. 12). In this ion implantation, the SOI-MISFET is protected by the photoresist, so that an impurity is not implanted.
  • [0092]
    Subsequently, as shown in FIG. 13, a silicon oxide film 22 having a thickness of 10 nm and a silicon nitride film a thickness of 40 nm are deposited in sequence by a CVD method, and the silicon nitride film is selectively subjected to anisotropic etching with taking the silicon oxide film 22 as a stopper so as to form a sidewall 23 made of the silicon nitride film (FIG. 13). In the present technique, since the thin SOI layer 3 is protected by the silicon oxide film 22, a reduction of the thickness due to dry etching and an introduction of damages can be prevented.
  • [0093]
    Subsequently, for example, by hydrofluoric acid cleaning, the exposed silicon oxide film 22 is removed, and as shown in FIG. 14, the SOI layer 3 of the SOI-MISFET serving as the source and drain region, and the silicon substrate 1 of the bulk-MISFET are exposed. At this time, if needed, a CDE (Chemical Dry Etching) may be performed to remove a damage layers of the surfaces of the SOI layer 3 and the silicon substrate 1 introduced due to the ion implantation or the dry etching and the like.
  • [0094]
    Subsequently, by using a selective epitaxial growth method, an elevated single crystal layer formed of silicon or germanium is selectively formed on the exposed single crystal silicon (SOI layer 3, silicon substrate 1).
  • [0095]
    In the selective epitaxial growth method, the inventors of the present invention have found out by experiments that the thickness of the single crystal semiconductor layer to be crystal-grown varies depending on the concentration of the impurity contained in the signal crystal silicon serving as a base. As shown in FIG. 15, it is clear that, in relation to the growth time, the denser the impurity density contained in the silicon layer serving as the base is, the thinner the thickness of the epitaxial film to be grown becomes.
  • [0096]
    Accordingly, a feature of the present embodiment is to form the impurity concentration of the SOI layer 3 serving as the base in the SOI-MISFET low at the time of performing the selective epitaxial growth by the extension layers 20 and 21 serving as the bases in the bulk-MISFET. As a result, as shown in FIG. 16, the thickness of the elevated layer 24 of the SOI-MISFET can be formed thicker than that of the elevated layer 25 of the bulk-MISFET by a single epitaxial growth according to the dependency of the epitaxial film thickness on the impurity concentration of the single crystal silicon layer serving as the base.
  • [0097]
    For example, the elevated layer 24 having a thickness of 50 nm is formed for the SOI-MISFET, and the elevated layer 25 having a thickness of 30 nm is formed for the bulk-MISFET. Here, the elevated layer 24 of the SOI-MISFET is required to be formed higher than the polycrystalline silicon film 17 serving as a gate so that the silicide layer does not reach the buried insulating layer 2 in the later silicide process.
  • [0098]
    Subsequently, by using a lithography technology, the N-type SOI-MISFET and the N-type bulk-MISFET are implanted with, for example, As ions by an acceleration energy of 11 keV under the conditions of the implantation amount of 4×1015/cm2. At this time, by the silicon nitride film 19 and the silicon oxide film 18 serving as the gate protection films, the polycrystalline silicon film 17 serving as the gate electrode and the channel region below the gate are not implanted with the impurities, and a N-type diffusion layer 26 of the SOI-MISFET and an N-type diffusion layer 27 of the bulk-MISFET are formed in a self-alignment manner (FIG. 17). That is, in the N-type SOI-MISFET, the elevated layer 24 and the SOI layer 3 therebelow are implanted with the impurities, so that the N-type diffusion layer 26 constituting the source and drain is formed. At this time, the region of the SOI layer 3 constituting the N-type diffusion layer 26 is formed as the semiconductor region 26 a. Similarly, in the N-type bulk-MISFET, the elevated layer 25 and the silicon substrate 1 therebelow are implanted with the impurities, so that the N-type diffusion layer 27 constituting the source and drain is formed. At this time, the region of the silicon substrate 1 constituting the N-type diffusion layer 27 is formed as the semiconductor region 27 a.
  • [0099]
    Further, by additionally implanting, for example, P ions by an acceleration energy of 12 keV under the conditions of an implantation amount of 5×1014/cm2, even inside the silicon substrate 1 below the buried insulating layer 2 in the SOI-MISFET, a diffusion layer impurity compensation region 28 of the SOI-MISFET may be formed. This aims to reduce the junction capacitance of the source and drain diffusion layer, and is provided for the purpose that the threshold voltage control diffusion layer region 7 previously implanted is compensated by implanting ions of an opposite conductivity type, and an impurity compensation region is made near to an intrinsic impurity region.
  • [0100]
    The above described ion implantation can be performed to the SOI-MISFET and the bulk-MISFET by a common process with adjusting implantation conditions to simplify the process.
  • [0101]
    Subsequently, for the P-type SOI-MISFET and bulk-MISFET also, similarly to the foregoing, the P-type diffusion layer 29 of the SOI-MISFET and the P-type diffusion layer 30 of the bulk-MISFET and a diffusion layer impurity compensation region 31 of the SOI-MISFET are formed (FIG. 17). That is, in the P-type SOI-MISFET, the elevated layer 24 and the SOI layer 3 therebelow are implanted with the impurity, so that the P-type diffusion layer 29 constituting the source and drain is formed. At this time, the region of the SOI layer 3 constituting the P-type diffusion layer 29 is formed as the semiconductor region 29 a. Similarly, in the P-type bulk-MISFET, the elevated layer 25 and the silicon substrate 1 therebelow are implanted with the impurities, so that the P-type diffusion layer 30 constituting the source and drain is formed. At this time, the region of the silicon substrate 1 constituting the P-type diffusion layer 30 is formed as the semiconductor region 30 a.
  • [0102]
    Subsequently, for example, by hot phosphoric acid cleaning, the sidewall 23 formed of the silicon nitride film and the silicon nitride film 19 of the gate protection film are selectively removed (FIG. 18).
  • [0103]
    Subsequently, as shown in FIG. 19, by using a lithography technology, the N-type SOI-MISFET is implanted with, for example, As ions under the conditions of an acceleration energy of 4 keV and an implantation amount of 5×1015/cm2. At this time, by the silicon oxide film 18 serving as the gate protection film, the polycrystalline silicon film 17 serving as the gate electrode and the channel region below the gate are not implanted with the impurities, and the N-type extension layer 32 is formed in a self-alignment manner.
  • [0104]
    Similarly, the P-type SOI-MISFET is implanted with, for example, B (boron) ions under the conditions of acceleration energy of 2 keV and the implantation amount of 5×1014/cm2, thereby forming the P-type extension layer 33.
  • [0105]
    Subsequently, for example, by a RTA (Rapid Thermal Anneal) of 1050° C. in the nitrogen atmosphere, the implanted impurity is activated and diffused, thereby controlling the distance between the extension layers 32 and 33 and the gate.
  • [0106]
    At this time, the silicon oxide film 22 of the gate sidewall deposited in advance can play a role of as an offset spacer for controlling the distance between the extension layers 32 and 33 and the gate at the time of the ion implantation.
  • [0107]
    Further, in the present embodiment, since it is possible to reduce a thermal load after forming the extension layers 32 and 33, the expansion of the extension layers due to thermal diffusion can be prevented, and the layers can be formed with high controllability.
  • [0108]
    Further, even when the extension layers 32 and 33 are amorphized by the ion implantation with a high concentration, the implanted ions of the present process do not reach the channel region directly below the gate at the sides and the semiconductor region 26 a or 29 a, and thus the regions are single crystal layers. Therefore, with these regions taken as seed layers, the extension layers can be amorphized and it becomes possible to prevent an increase of the external resistance.
  • [0109]
    Subsequently, as shown in FIG. 20, a silicon nitride film having a thickness of 40 nm is deposited on the whole surface of the SOI substrate, and the SOI substrate is subjected to the anisotropic etching, thereby forming the sidewall 34 formed of the silicon nitride film at the gate side. At this time, the sidewall 34 is also formed between the elevated layers 24 and 25 and the device isolation region 5. The sidewall 34 plays a role of preventing formation of an excessive silicide layer in the later silicide process due to Ni (nickel) deposited on the STI diffusing up to the elevated layer.
  • [0110]
    Subsequently, the silicon oxide film 18 of the gate protection film is selectively removed by, for example, hydrofluoric acid cleaning to expose the polycrystalline silicon film 17 serving as the gate (FIG. 21).
  • [0111]
    Subsequently, for example, by a sputtering method, a metal film, e.g., a Ni film having a thickness of 20 nm is adhered (deposited) on the whole surface of the SOI substrate, and is reacted with silicon by thermal treatment of 320° C., so as to form a silicide layer. Subsequently, the unreacted Ni film is removed by, for example, a mixed aqueous solution of hydrochloric acid and hydrogen peroxide water, and then, a thermal treatment of 550° C. is added to control a phase of the silicide layer. As a result, the whole region of the gate electrode formed of the exposed polycrystalline silicon film 17 and at least upper regions of the N-type and the P-type high density diffusion layers 26, 27, 29, and 30 are formed of silicide layers, and the full-silicided gate electrodes 35 a and 35 b and the silicide layers 36 and 37 are formed (FIG. 22).
  • [0112]
    In the above described silicidation process, the polycrystalline silicon film 17 without the impurity is converted into the silicide layers (gate electrode 35 a and 35 b) until the regions contacting the gate insulators 15 and 16, so that the desired threshold voltage value of the MISFET is realized by the lowered resistance of the gate wiring and the work function of the silicide layer. Further, the gate depletion causing a problem in the polycrystalline silicon gate electrode can be suppressed.
  • [0113]
    In the SOI-MISFET, as described with reference to FIG. 16, since the elevated layer 24 is formed higher than the gate electrode 35 a, the lower boundary surface of the silicide layer 36 of the upper part of the diffusion layers 26 and 29 constituting the source and drain is located higher than the boundary surface of the gate electrode 35 a and the gate insulator 15. That is, the silicide layer 36 is formed so as not to reach the buried insulating layer 2, and a low contact resistance can be realized without reducing the contact area with the silicide layer 36 and the diffusion layers 26 and 29. Further, in the thermal treatment of the silicide layer formation, it is possible to prevent an abnormal diffusion of the silicide layer toward the channel region below the gate that may occur after the silicide layer reaches the buried insulating layer 2.
  • [0114]
    On the other hand, in the bulk-MISFET, as described with reference to FIG. 16, since the elevated layer 25 is formed lower than that of the SOI-MISFET, the lower boundary surface of the silicide layer 37 may be formed inside the silicon substrate 1. At this time, since the boundary areas of the silicide layer 37 and the diffusion layers 27 and 30 are increased, the contact resistance can be further reduced.
  • [0115]
    Subsequently, as shown in FIG. 23, deposition and planarization of a CESL (Contact Etch Stopper Layer) 38 formed of a silicon nitride film, and an inter-layer insulating film 39 formed of a silicon oxide film are performed.
  • [0116]
    Subsequently, by forming a contact hole reaching the gate, the back gate, and the source and drain, the semiconductor device structure shown in FIG. 1 to FIG. 3 is completed. After that, though illustration is omitted, by processing through a wiring process including deposition and patterning of a metal film, and deposition and planarization, polishing, and the like of an insulating film between wirings, the semiconductor device is substantially completed.
  • Second Embodiment
  • [0117]
    A plan view of main parts of a semiconductor device according to a second embodiment of the present invention is, for example, FIG. 1, and a cross-sectional view of main parts of a semiconductor substrate taken along the line A-A′ of FIG. 1 at this time is FIG. 24.
  • [0118]
    While the elevated layers of the SOI-MISFET and the bulk-MISFET have been formed by the single selective epitaxial growth process in the first embodiment, in the second embodiment, the selective epitaxial growth process is performed twice, thereby forming first and second elevated layers for the SOI-MISFET and the bulk-MISFET, respectively. This point is different from the first embodiment.
  • [0119]
    In the SOI-MISFET according to the second embodiment, a first elevated layer (lowermost layer) 42 is formed directly below the sidewalls 34 at both sides of the gate. Hence, the diffusion layers 26 and 29 are provided such that the two layers have a distance from the gate electrode 35 a, the uppermost elevated layers 24 have more distance than the lowermost layers 42 in proportion. Since this first elevated layer 42 becomes a conductive region in addition to the SOI layer 3, the external resistance of the SOI-MISFET can be further reduced, so that the device for higher driving current can be realized. Further, by forming the thickness of this first elevated layer 42 thin, the deterioration of the high speed of the device due to an increase in parasitic capacitance between the layer and the gate electrode 35 a can be prevented.
  • [0120]
    Next, an example of a manufacturing method of the semiconductor device in the present embodiment configured as described above will be described according to the steps in sequence by using the drawings. For convenience of description, though a semiconductor substrate and a conductive type of the semiconductor film will be described being fixed, a combination of the conductive types may be arbitrary, and is not limited to the conductive type described in the present embodiment.
  • [0121]
    Formation of the gate is performed basically in conformity with the first embodiment (FIG. 12), and after that, as shown in FIG. 25, the silicon oxide film 22 having a thickness of 10 nm and a silicon nitride film having a thickness of 10 nm are deposited in sequence, for example, by a CVD method, and with the silicon oxide film 22 taken as a stopper, the silicon nitride film is selectively subjected to anisotropic etching, thereby forming a thin spacer layer 44 formed of the silicon nitride film.
  • [0122]
    Subsequently, as shown in FIG. 26, similarly to the first embodiment, the elevated layer is formed by a selective epitaxial growth method. But, in the present embodiment, the growth time is made short, and for example, the thin first stage elevated layer (lowermost layer) 42 having a thickness of 10 nm is formed in the SOI-MISFET, and the thin first stage elevated layer (lowermost layer) 43 having a thickness of 6 nm is formed in the bulk-MISFET.
  • [0123]
    Subsequently, as shown in FIG. 27, for example, by a CVD method, the silicon nitride film having a thickness of 30 nm is deposited, and is subjected to anisotropic etching, thereby forming the sidewall 23 formed of the silicon nitride film. At this time, in the SOI-MISFET, the first stage elevated layer 42 is formed on the SOI layer 3, and the thickness up to the buried insulating layer 2 is increased, and therefore, contrary to the first embodiment, the deposition of the silicon nitride film serving as a stopper may be omitted.
  • [0124]
    Subsequently, as shown in FIG. 28, similarly to the first embodiment, by the selective epitaxial growth method, the elevated layers 24 and 25 serving as the upper layers are formed. At this time, the semiconductor single crystal layer serving as the base of the growth becomes the first stage elevated layers 42 and 43. Consequently, the impurity concentration contained in the first stage elevated layers 42 and 43 is adjusted by, for example, ion implantation. Thus, based on the dependency of the growth film thickness on the impurity concentration shown in FIG. 15, the grown film thickness in the present process can be controlled anew.
  • [0125]
    After that, by going through the same process as the process described with reference to FIGS. 17 to 23 of the first embodiment, the semiconductor device shown in FIG. 24 is substantially completed.
  • [0126]
    In the foregoing, the invention made by the inventors of the present invention has been concretely described based on the embodiments. However, it is needless to say that the present invention is not limited to the foregoing embodiments and various modifications and alterations can be made within the scope of the present invention.
  • [0127]
    For example, while descriptions have been made on the case where the SOI-MISFET and the bulk-MISFET are mounted together in the above-described embodiments, this can be also applied to the case where, for example, the pair may be SOI-MISFETs themselves or bulk-MISFETs themselves. That is, for example, the elevated layers can be provided having different heights and the impurity concentrations can be different between SOI-MISFETs.
  • [0128]
    The present invention can be widely used for manufacturing industries for manufacturing semiconductor devices.

Claims (15)

  1. 1. A semiconductor device comprising:
    a semiconductor substrate having a first region and a second region in a periphery of the first region;
    a first MISFET provided on a main surface of the semiconductor substrate in the first region; and
    a second MISFET having a breakdown voltage higher than that of the first MISFET provided on the main surface of the semiconductor substrate in the second region, wherein the first MISFET comprises:
    a semiconductor layer provided on an insulating layer that is buried in the semiconductor substrate;
    a first gate electrode provided on the semiconductor layer interposing a first gate insulator;
    a first elevated layer provided at both sidewall sides of the first gate electrode so as to have a height from the semiconductor layer higher than that of the first gate electrode on the semiconductor layer and configuring a first source and drain of the first MISFET; and
    a first semiconductor region configuring the first source and drain together with the first elevated layer and provided on the semiconductor substrate and below the first elevated layer, wherein
    the second MISFET comprises:
    a second gate electrode provided on the semiconductor substrate interposing a second gate insulator thicker than the first gate insulator;
    a second elevated layer provided on the semiconductor substrate at both sidewall sides of the second gate electrode and configuring a second source and drain of the second MISFET; and
    a second semiconductor region configuring the second source and drain together with the second elevated layer on the semiconductor substrate and below the second elevated layer, and wherein
    a thickness of the first elevated layer is larger than that of the second elevated layer;
    whole of the first gate electrode and the second gate electrode are silicided; and
    part of the first source and drain and the second source and drain are silicided.
  2. 2. The semiconductor device according to claim 1, wherein a thickness of the insulating layer is smaller than or equal to 20 nm and a thickness of the semiconductor layer is smaller than or equal to 20 nm.
  3. 3. The semiconductor device according to claim 1, wherein an upper part or whole of the first elevated layer is silicided among the first elevated layer and the first semiconductor region configuring the first source and drain, and wherein
    whole of the second elevated layer and an upper part of the second semiconductor region are silicided among the second elevated layer and the second semiconductor region configuring the second source and drain.
  4. 4. The semiconductor device according to claim 1, wherein
    the first elevated layer is provided to be distanced from the first gate electrode side such that the highest layer is more distanced than the lowermost layer of a plurality of layers in proportion.
  5. 5. The semiconductor device according to claim 1, wherein
    the first gate electrode and second gate electrode are silicided films of Ni, Co, Ti, W, Ta, Mo, Cr, Al, Pt, Pa or Ru.
  6. 6. A method of manufacturing a semiconductor device comprising the steps of:
    (a) preparing a substrate that includes: a semiconductor substrate having a first region in which a first MISFET is formed and a second region in a periphery of the first region in which a second MISFET is formed; and a semiconductor layer on an insulating layer buried in the semiconductor substrate;
    (b) removing the semiconductor layer and the insulating layer in the second region to expose the semiconductor substrate in the second region;
    (c) forming a first gate electrode on the semiconductor layer in the first region interposing a first gate insulator;
    (d) forming a second gate electrode interposing a second gate insulator that is thicker than the first gate insulator on the semiconductor substrate in the second region;
    (e) forming a first extension layer having an impurity concentration higher than that of the semiconductor layer at both sidewall sides of the second gate electrode on the semiconductor substrate;
    (f) depositing a first insulating film on the whole of a surface of the substrate and performing anisotropic etching to leave the first insulating films on both sidewalls of the first gate electrode and on both sidewalls of the second gate electrode after the step (e);
    (g) forming a first elevated layer at both sidewall sides of the first gate electrode on the semiconductor layer by a selective epitaxial growth with taking the semiconductor layer as a base after the step (f);
    (h) forming a second elevated layer at both sidewall sides of the second gate electrode on the semiconductor substrate by a selective epitaxial growth with taking the first extension layer as a base after the step (f);
    (i) forming a first diffusion layer configuring a first source and drain of the first MISFET by implanting a first impurity into the first elevated layer and the semiconductor layer below the first elevated layer and diffusing the first impurity after the steps (g) and (h);
    (j) forming a second diffusion layer configuring a second source and drain of the second MISFET by implanting a second impurity into the second elevated layer and the semiconductor substrate below the second elevated layer and diffusing the second impurity after the steps (g) and (h);
    (k) removing the first insulating film after the steps (i) and (j); and
    (l) forming a second extension layer at both sidewall sides of the first gate electrode on the semiconductor layer.
  7. 7. The method of manufacturing the semiconductor device according to claim 6, further comprising the steps of:
    (m) depositing a second insulating film on the whole surface of the substrate and performing the anisotropic etching to leave the second insulating film on both sidewalls of the second gate electrode, the second gate electrode, both sidewalls of the first elevated layer and the second elevated layer after the step (l); and
    (n) depositing a metal film on the whole surface of the substrate and giving thermal processing to silicide the whole of the first gate electrode, the whole of the second gate electrode, part of the first source and drain, and part of the second source and drain after the step (m).
  8. 8. The method of manufacturing the semiconductor device according to claim 6, wherein
    the step (a) prepares the substrate to have the thickness of the insulating layer being smaller than or equal to 20 nm and the thickness of the semiconductor layer is smaller than or equal to 20 nm.
  9. 9. The method of manufacturing the semiconductor device according to claim 7, wherein
    the step (n) silicides an upper part or the whole of the first elevated layer configuring the first source and drain, and silicides the whole of the second elevated layer configuring the second source and drain and the semiconductor substrate below the second elevated layer.
  10. 10. The method of manufacturing the semiconductor device according to claim 7, wherein
    the step (n) deposits the metal films by Ni, Co, Ti, W, Ta, Mo, Cr, Al, Pt, Pa or Ru.
  11. 11. A method of manufacturing a semiconductor device comprising the steps of:
    (a) preparing a substrate that includes: a semiconductor substrate having a first region in which a first MISFET is formed and a second region in a periphery of the first region in which a second MISFET is formed; and a semiconductor layer on an insulating layer buried in the semiconductor substrate;
    (b) removing the semiconductor layer and the insulating layer in the second region to expose the semiconductor substrate in the second region;
    (c) forming a first gate electrode on the semiconductor layer in the first region interposing a first gate insulator;
    (d) forming a second gate electrode interposing a second gate insulator that is thicker than the first gate insulator on the semiconductor substrate in the second region;
    (e) forming a first extension layer having an impurity concentration higher than that of the semiconductor layer at both sidewall sides of the second gate electrode on the semiconductor substrate;
    (f) depositing a first insulating film on the whole of a surface of the substrate and performing anisotropic etching to leave the first insulating films on both sidewalls of the first gate electrode and on both sidewalls of the second gate electrode after the step (e);
    (g) forming a first lowermost layer configuring a first elevated layer at both sidewall sides of the first gate electrode on the semiconductor layer by a selective epitaxial growth with taking the semiconductor layer as a base after the step (f);
    (h) forming a second lowermost layer configuring a second elevated layer at both sidewall sides of the second gate electrode on the semiconductor substrate by a selective epitaxial growth with taking the first extension layer as a base after the step (f);
    (i) depositing the second insulating film on the whole surface of the substrate and performing the anisotropic etching to leave the second insulating film on both sidewalls of the first gate electrode and on both sidewalls of the second gate electrode after the steps (g) and (h);
    (j) forming a first upper layer configuring the first elevated layer on both sidewalls of the first gate electrode of the first lowermost layer by a selective epitaxial growth with taking the first lowermost layer as a base after the step (i);
    (k) forming a second upper layer configuring the second elevated layer on both sidewalls of the second gate electrode of the second lowermost layer by the selective epitaxial growth with the second lowermost layer taken as a base after the step (i);
    (l) forming a first diffusion layer configuring a first source and drain of the first MISFET by implanting a first impurity into the first elevated layer and the semiconductor layer below the first elevated layer and diffusing the first impurity after the steps (j) and (k);
    (m) forming a second diffusion layer configuring a second source and drain of the second MISFET by implanting a second impurity into the second elevated layer and the semiconductor substrate below the second elevated layer and diffusing the second impurity after the steps (j) and (k);
    (n) removing the second insulating film and the first insulating film after the steps (l) and (m); and
    (o) forming a second extension layer on the semiconductor layer at both sidewalls of the first gate electrode.
  12. 12. The method of manufacturing the semiconductor device according to claim 11, further comprising the steps of:
    (p) depositing a third insulating film on the whole surface of the substrate and performing the anisotropic etching to leave the third insulating film on both sidewalls of the second gate electrode, the second gate electrode, both sidewalls of the first elevated layer and the second elevated layer after the step (o); and
    (q) depositing a metal film on the whole surface of the substrate and giving thermal processing to silicide the whole of the first gate electrode, the whole of the second gate electrode, part of the first source and drain, and part of the second source and drain after the step (p).
  13. 13. The method of manufacturing the semiconductor device according to claim 11, wherein
    the step (a) prepares the substrate to have the thickness of the insulating layer being smaller than or equal to 20 nm and the thickness of the semiconductor layer is smaller than or equal to 20 nm.
  14. 14. The method of manufacturing the semiconductor device according to claim 12, wherein
    the step (q) silicides an upper part or the whole of the first elevated layer configuring the first source and drain, and silicides the whole of the second elevated layer configuring the second source and drain and the semiconductor substrate below the second elevated layer.
  15. 15. The method of manufacturing the semiconductor device according to claim 12, wherein
    the step (q) deposits the metal films by Ni, Co, Ti, W, Ta, Mo, Cr, Al, Pt, Pa or Ru.
US12248250 2007-10-11 2008-10-09 Semiconductor device and method of manufacturing the same Abandoned US20090096036A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007265037A JP5222520B2 (en) 2007-10-11 2007-10-11 A method of manufacturing a semiconductor device
JPJP2007-265037 2007-10-11

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13088020 US8183115B2 (en) 2007-10-11 2011-04-15 Method of manufacturing a semiconductor device having elevated layers of differing thickness

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13088020 Continuation US8183115B2 (en) 2007-10-11 2011-04-15 Method of manufacturing a semiconductor device having elevated layers of differing thickness

Publications (1)

Publication Number Publication Date
US20090096036A1 true true US20090096036A1 (en) 2009-04-16

Family

ID=40533351

Family Applications (2)

Application Number Title Priority Date Filing Date
US12248250 Abandoned US20090096036A1 (en) 2007-10-11 2008-10-09 Semiconductor device and method of manufacturing the same
US13088020 Active US8183115B2 (en) 2007-10-11 2011-04-15 Method of manufacturing a semiconductor device having elevated layers of differing thickness

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13088020 Active US8183115B2 (en) 2007-10-11 2011-04-15 Method of manufacturing a semiconductor device having elevated layers of differing thickness

Country Status (2)

Country Link
US (2) US20090096036A1 (en)
JP (1) JP5222520B2 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100105199A1 (en) * 2005-06-20 2010-04-29 Renesas Technology Corp. Non-volatile semiconductor device and method of fabricating embedded non-volatile semiconductor memory device with sidewall gate
US20110169090A1 (en) * 2010-01-14 2011-07-14 Carlos Mazure Device having a contact between semiconductor regions through a buried insulating layer, and process for fabricating said device
US20110169087A1 (en) * 2010-01-14 2011-07-14 Carlos Mazure Memory cell with a channel buried beneath a dielectric layer
EP2381470A1 (en) * 2010-04-22 2011-10-26 S.O.I.Tec Silicon on Insulator Technologies Semiconductor device comprosing a field-effect transistor in a silicon-on-insulator structure
US8223582B2 (en) 2010-04-02 2012-07-17 Soitec Pseudo-inverter circuit on SeOI
US8305803B2 (en) 2010-01-14 2012-11-06 Soitec DRAM memory cell having a vertical bipolar injector
US20120313172A1 (en) * 2011-06-07 2012-12-13 Renesas Electronics Corporation Semiconductor device, semiconductor wafer, and methods of manufacturing the same
US8384425B2 (en) 2009-12-08 2013-02-26 Soitec Arrays of transistors with back control gates buried beneath the insulating film of a semiconductor-on-insulator substrate
US20130049116A1 (en) * 2011-08-31 2013-02-28 Huilong Zhu Semiconductor device and method for manufacturing the same
US20130087855A1 (en) * 2011-10-11 2013-04-11 Renesas Electronics Corporation Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device
US8432216B2 (en) 2010-03-03 2013-04-30 Soitec Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer
US8508289B2 (en) 2009-12-08 2013-08-13 Soitec Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer
US8575697B2 (en) 2010-03-08 2013-11-05 Soitec SRAM-type memory cell
US8625374B2 (en) 2010-03-11 2014-01-07 Soitec Nano-sense amplifier
CN103579348A (en) * 2012-08-10 2014-02-12 瑞萨电子株式会社 Semiconductor device and manufactruing method of the same
US20140117444A1 (en) * 2012-11-01 2014-05-01 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral MOSFET
US9035474B2 (en) 2010-04-06 2015-05-19 Soitec Method for manufacturing a semiconductor substrate
US9887211B2 (en) 2013-05-31 2018-02-06 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5550444B2 (en) * 2010-05-17 2014-07-16 ルネサスエレクトロニクス株式会社 A method of manufacturing a semiconductor device
JP6169222B2 (en) * 2012-01-23 2017-07-26 ルネサスエレクトロニクス株式会社 Manufacturing method of a semiconductor device
JP6275559B2 (en) * 2014-06-13 2018-02-07 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US9941388B2 (en) * 2014-06-19 2018-04-10 Globalfoundries Inc. Method and structure for protecting gates during epitaxial growth
JP2016018870A (en) * 2014-07-08 2016-02-01 ルネサスエレクトロニクス株式会社 Semiconductor device and method for manufacturing the same

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4984001A (en) * 1989-05-13 1991-01-08 Ricoh Company, Ltd. Focal length display device of camera
US5758208A (en) * 1995-12-28 1998-05-26 Olympus Optical Co., Ltd. Imaging apparatus
US5869872A (en) * 1995-07-10 1999-02-09 Nippondenso Co., Ltd. Semiconductor integrated circuit device and manufacturing method for the same
US6292313B1 (en) * 1999-03-31 2001-09-18 Fuji Photo Optical Co., Ltd. Lens drive unit
US6303450B1 (en) * 2000-11-21 2001-10-16 International Business Machines Corporation CMOS device structures and method of making same
US20050179802A1 (en) * 2004-02-12 2005-08-18 Isao Tanaka Movement signal generation apparatus, optical device, optical device control apparatus, and video production system
US7176110B2 (en) * 2003-10-31 2007-02-13 Advanced Micro Devices, Inc. Technique for forming transistors having raised drain and source regions with different heights
US7459382B2 (en) * 2006-03-24 2008-12-02 International Business Machines Corporation Field effect device with reduced thickness gate
US20090072312A1 (en) * 2007-09-14 2009-03-19 Leland Chang Metal High-K (MHK) Dual Gate Stress Engineering Using Hybrid Orientation (HOT) CMOS
US7633127B2 (en) * 2004-01-08 2009-12-15 Taiwan Semiconductor Manufacturing Company Silicide gate transistors and method of manufacture
US20100084709A1 (en) * 2005-07-05 2010-04-08 Ryuta Tsuchiya Semiconductor device and method for manufacturing same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08102498A (en) 1994-09-30 1996-04-16 Hitachi Ltd Semiconductor device
JP2003110109A (en) 2001-09-28 2003-04-11 Sharp Corp Semiconductor device, method of manufacturing the same, and portable electronic apparatus
JP2003188274A (en) * 2001-12-19 2003-07-04 Toshiba Corp Semiconductor device and its manufacturing method
JP4515077B2 (en) * 2003-11-13 2010-07-28 富士通株式会社 A method of manufacturing a semiconductor device
JP2006245378A (en) * 2005-03-04 2006-09-14 Fujitsu Ltd Field effect transistor and its manufacturing method
JP2007004535A (en) 2005-06-24 2007-01-11 Ks Systems Kk Ic inlet and ic tag
JP4951950B2 (en) * 2005-12-08 2012-06-13 ソニー株式会社 Semiconductor device and manufacturing method thereof

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4984001A (en) * 1989-05-13 1991-01-08 Ricoh Company, Ltd. Focal length display device of camera
US5869872A (en) * 1995-07-10 1999-02-09 Nippondenso Co., Ltd. Semiconductor integrated circuit device and manufacturing method for the same
US5758208A (en) * 1995-12-28 1998-05-26 Olympus Optical Co., Ltd. Imaging apparatus
US6292313B1 (en) * 1999-03-31 2001-09-18 Fuji Photo Optical Co., Ltd. Lens drive unit
US6303450B1 (en) * 2000-11-21 2001-10-16 International Business Machines Corporation CMOS device structures and method of making same
US7176110B2 (en) * 2003-10-31 2007-02-13 Advanced Micro Devices, Inc. Technique for forming transistors having raised drain and source regions with different heights
US7633127B2 (en) * 2004-01-08 2009-12-15 Taiwan Semiconductor Manufacturing Company Silicide gate transistors and method of manufacture
US20050179802A1 (en) * 2004-02-12 2005-08-18 Isao Tanaka Movement signal generation apparatus, optical device, optical device control apparatus, and video production system
US20100084709A1 (en) * 2005-07-05 2010-04-08 Ryuta Tsuchiya Semiconductor device and method for manufacturing same
US7459382B2 (en) * 2006-03-24 2008-12-02 International Business Machines Corporation Field effect device with reduced thickness gate
US20090072312A1 (en) * 2007-09-14 2009-03-19 Leland Chang Metal High-K (MHK) Dual Gate Stress Engineering Using Hybrid Orientation (HOT) CMOS

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8324092B2 (en) * 2005-06-20 2012-12-04 Renesas Electronics Corporation Non-volatile semiconductor device and method of fabricating embedded non-volatile semiconductor memory device with sidewall gate
US8679915B2 (en) 2005-06-20 2014-03-25 Renesas Electronics Corporation Non-volatile semiconductor device and method of fabricating embedded non-volatile semiconductor memory device with sidewall gate
US20100105199A1 (en) * 2005-06-20 2010-04-29 Renesas Technology Corp. Non-volatile semiconductor device and method of fabricating embedded non-volatile semiconductor memory device with sidewall gate
US8384425B2 (en) 2009-12-08 2013-02-26 Soitec Arrays of transistors with back control gates buried beneath the insulating film of a semiconductor-on-insulator substrate
US8508289B2 (en) 2009-12-08 2013-08-13 Soitec Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer
US20110169090A1 (en) * 2010-01-14 2011-07-14 Carlos Mazure Device having a contact between semiconductor regions through a buried insulating layer, and process for fabricating said device
US8304833B2 (en) 2010-01-14 2012-11-06 Soitec Memory cell with a channel buried beneath a dielectric layer
US8305803B2 (en) 2010-01-14 2012-11-06 Soitec DRAM memory cell having a vertical bipolar injector
US20110169087A1 (en) * 2010-01-14 2011-07-14 Carlos Mazure Memory cell with a channel buried beneath a dielectric layer
US9490264B2 (en) 2010-01-14 2016-11-08 Soitec Device having a contact between semiconductor regions through a buried insulating layer, and process for fabricating said device
US8432216B2 (en) 2010-03-03 2013-04-30 Soitec Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer
US8575697B2 (en) 2010-03-08 2013-11-05 Soitec SRAM-type memory cell
US8625374B2 (en) 2010-03-11 2014-01-07 Soitec Nano-sense amplifier
US8223582B2 (en) 2010-04-02 2012-07-17 Soitec Pseudo-inverter circuit on SeOI
US8654602B2 (en) 2010-04-02 2014-02-18 Soitec Pseudo-inverter circuit on SeOI
US9035474B2 (en) 2010-04-06 2015-05-19 Soitec Method for manufacturing a semiconductor substrate
EP2381470A1 (en) * 2010-04-22 2011-10-26 S.O.I.Tec Silicon on Insulator Technologies Semiconductor device comprosing a field-effect transistor in a silicon-on-insulator structure
CN102237371A (en) * 2010-04-22 2011-11-09 硅绝缘体技术有限公司 Semiconductor device comprosing a field-effect transistor in a silicon-on-insulator structure
US20120313172A1 (en) * 2011-06-07 2012-12-13 Renesas Electronics Corporation Semiconductor device, semiconductor wafer, and methods of manufacturing the same
US9214400B2 (en) * 2011-08-31 2015-12-15 Institute of Microelectronics, Chinese Academy of Sciences Semiconductor device with back gate isolation regions and method for manufacturing the same
US20130049116A1 (en) * 2011-08-31 2013-02-28 Huilong Zhu Semiconductor device and method for manufacturing the same
JP2013084766A (en) * 2011-10-11 2013-05-09 Renesas Electronics Corp Semiconductor integrated circuit device and method of manufacturing the same
US20130087855A1 (en) * 2011-10-11 2013-04-11 Renesas Electronics Corporation Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device
US9202761B2 (en) * 2011-10-11 2015-12-01 Renesas Electronics Corporation Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device
US20160064416A1 (en) * 2011-10-11 2016-03-03 Renesas Electronics Corporation Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device
CN103579348A (en) * 2012-08-10 2014-02-12 瑞萨电子株式会社 Semiconductor device and manufactruing method of the same
US9484456B2 (en) 2012-08-10 2016-11-01 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US9362272B2 (en) * 2012-11-01 2016-06-07 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral MOSFET
US20140117444A1 (en) * 2012-11-01 2014-05-01 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral MOSFET
US9691895B2 (en) 2012-11-01 2017-06-27 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral MOSFET
US9887211B2 (en) 2013-05-31 2018-02-06 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Also Published As

Publication number Publication date Type
US20110195566A1 (en) 2011-08-11 application
JP2009094369A (en) 2009-04-30 application
JP5222520B2 (en) 2013-06-26 grant
US8183115B2 (en) 2012-05-22 grant

Similar Documents

Publication Publication Date Title
US6929992B1 (en) Strained silicon MOSFETs having NMOS gates with work functions for compensating NMOS threshold voltage shift
US6437404B1 (en) Semiconductor-on-insulator transistor with recessed source and drain
US6869866B1 (en) Silicide proximity structures for CMOS device performance improvements
US7138320B2 (en) Advanced technique for forming a transistor having raised drain and source regions
US7067379B2 (en) Silicide gate transistors and method of manufacture
US7569456B2 (en) MOS transistor with elevated source and drain structures and method of fabrication thereof
US7750405B2 (en) Low-cost high-performance planar back-gate CMOS
US7704844B2 (en) High performance MOSFET
US6890808B2 (en) Method and structure for improved MOSFETs using poly/silicide gate height control
US20080085590A1 (en) Method of making FUSI gate and resulting structure
US20050054164A1 (en) Strained silicon MOSFETs having reduced diffusion of n-type dopants
US20080233746A1 (en) Method for manufacturing mos transistors utilizing a hybrid hard mask
US6806534B2 (en) Damascene method for improved MOS transistor
US20080227241A1 (en) Method of fabricating semiconductor device
US20090108348A1 (en) Semiconductor device
US7652332B2 (en) Extremely-thin silicon-on-insulator transistor with raised source/drain
US6724048B2 (en) Body-tied silicon on insulator semiconductor device and method therefor
US20120138953A1 (en) STRUCTURE AND METHOD FOR Vt TUNING AND SHORT CHANNEL CONTROL WITH HIGH K/METAL GATE MOSFETs
US8188537B2 (en) Semiconductor device and production method therefor
US20100270611A1 (en) Semiconductor device including a mos transistor and production method therefor
US20130178024A1 (en) In Situ Doping and Diffusionless Annealing of Embedded Stressor Regions in PMOS and NMOS Devices
US20110024840A1 (en) Soi transistors having an embedded extension region to improve extension resistance and channel strain characteristics
US6432754B1 (en) Double SOI device with recess etch and epitaxy
US20050282318A1 (en) Method of forming a transistor with a bottom gate
US20060175659A1 (en) A cmos structure for body ties in ultra-thin soi (utsoi) substrates

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ISHIGAKI, TAKASHI;TSUCHIYA, RYUTA;MORITA, YUSUKE;AND OTHERS;REEL/FRAME:021683/0401;SIGNING DATES FROM 20080908 TO 20080916

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: MERGER AND CHANGE OF NAME;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024953/0672

Effective date: 20100401