US20080246082A1 - Trenched mosfets with embedded schottky in the same cell - Google Patents

Trenched mosfets with embedded schottky in the same cell Download PDF

Info

Publication number
US20080246082A1
US20080246082A1 US11/732,955 US73295507A US2008246082A1 US 20080246082 A1 US20080246082 A1 US 20080246082A1 US 73295507 A US73295507 A US 73295507A US 2008246082 A1 US2008246082 A1 US 2008246082A1
Authority
US
United States
Prior art keywords
source
trenched
body
contact
power device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/732,955
Inventor
Fwu-Iuan Hshieh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FORCE-MOS TECHNOLOGY Corp
Force MOS Tech Corp
Original Assignee
Force MOS Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Force MOS Tech Corp filed Critical Force MOS Tech Corp
Priority to US11/732,955 priority Critical patent/US20080246082A1/en
Assigned to FORCE-MOS TECHNOLOGY CORPORATION reassignment FORCE-MOS TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSHIEH, FWU-IUAN
Publication of US20080246082A1 publication Critical patent/US20080246082A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66727Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7803Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
    • H01L29/7806Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/47Schottky barrier electrodes

Abstract

A semiconductor power device includes trenched semiconductor power device comprising a trenched gate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The semiconductor power device further includes an insulation layer covering the trenched semiconductor power device with a source-body contact trench opened therethrough the source and body regions and extending into an epitaxial layer below the body regions and filled with contact metal plug therein. The semiconductor power device further includes an embedded Schottky diode disposed near a bottom of the source-body contact trench below the contact metal plug wherein the Schottky diode further includes a Schottky barrier layer having a barrier height for reducing a leakage current through the embedded Schottky diode during a reverse bias between the drain and the source.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention relates generally to the cell structure, device configuration and fabrication process of power semiconductor devices. More particularly, this invention relates to a novel and improved cell configuration and processes to manufacture MOSFET device with embedded Schottky diodes in the same cell such that integrated cells with spacing savings and lower capacitance and higher performance are achieved.
  • 2. Description of the Related Art
  • Conventional technologies for high efficiency DC/DC applications, a Schottky diode is usually added externally in parallel to a semiconductor power device, e.g., a power MOSFET device. FIG. 1A is a circuit diagram that illustrates the implementation of a Schottky with a power MOSFET device. The Schottky diode (SKY) is connected in parallel to the MOSFET device with a parasitic PN body diode to function as a clamping diode to prevent the body diode from turning on. In order to achieve higher speed and efficiency, once the parasitic P/N diode is turned on, both the electron and hole carriers are generated and that would require longer time to eliminate the carriers by electron-hole combination while the Schottky Diode is single carrier, i.e., electron carrier only and that can be drawn simply by the drain Electrode. The requirement for the clamping effect is that the Forward Voltage of the Schottky diode Vf is less than the parasitic PN diode (˜0.7V). As the electronic devices become more miniaturized, there are requirement to integrate the Schottky diode as part of the semiconductor power device as an IC chip to reduce the space occupied by the Schottky diode instead of connecting the Schottky diode as an external electronic component.
  • FIG. 1B is a cross sectional view of a trenched MOSFET device integrated with trench Schottky diodes as that disclosed by U.S. Pat. No. 6,351,018. The configuration as disclosed in the patented invention has a disadvantage that the Schottky diodes occupy additional space that is about the same space as the MOSFET. The trench Schottky diodes further suffer from a high leakage between the drain and source due to the increase in the phosphorus dopant concentration in the channel region during the sacrificial and gate oxidation processes. Furthermore, the device as shown has a higher capacitance due to the presence of the trench MOS-Schottky structure which has inherent parasitic capacitance from trench sidewall and bottom in trench MOS-Schottky as shown in left side of the cross section view in FIG. 1B.
  • In U.S. Pat. No. 6,433,396, a trench MOSFET device with a planar Schottky diode is disclosed as that shown in FIG. 1C. The configuration again has an advantage that the planar Schottky diode occupies additional space. Also, the formation process requires additional contact mask for the Schottky diode thus increases the cost and processes complications for producing the MOSFET power device with Schottky diode.
  • In U.S. Pat. No. 6,998,678 discloses another trench semiconductor arrangement as shown in FIG. 1D with a MOS transistor which has a gate electrode, arranged in a trench running in the vertical direction of a semiconductor body, and a Schottky diode which is connected in parallel with a drain-source path (D-S) and is formed by a Schottky contact between a source electrode and the semiconductor body. Again, the configuration has the same disadvantage that the Schottky diodes occupy additional space thus limiting the further miniaturization of the device. Furthermore, the manufacturing cost is increased due to the requirement that an additional P+ mask is required to form the Schottky diodes.
  • Therefore, there is still a need in the art of the semiconductor device fabrication, particularly for design and fabrication of the trenched power device, to provide a novel cell structure, device configuration and fabrication process that would resolve these difficulties and design limitations. Specifically, it is desirable to provide more integrated semiconductor power devices with embedded Schottky diode that can accomplish space saving and capacitance reduction such that the above discussed technical limitations can be resolved.
  • SUMMARY OF THE PRESENT INVENTION
  • It is therefore an aspect of the present invention to provide new and improved semiconductor power device configuration and manufacture processes for providing semiconductor power devices with embedded Schottky diode such that space occupied by separate Schottky diodes can be saved and one of the major technical limitations discussed above can be overcome.
  • Another aspect of the present invention is to provide new and improved semiconductor power device configuration and manufacture processes for providing semiconductor power devices with embedded Schottky diode in the same cell such that parasitic capacitance can be reduced and device performance can be improved.
  • Another aspect of the present invention is to provide new and improved semiconductor power device configuration and manufacture processes for providing semiconductor power devices with embedded Schottky diode in the same cell wherein the manufacturing processes can be simplified with reduced number of masks required such that the production costs can be reduced and reliability of the products can be enhanced.
  • Another aspect of the present invention is to provide new and improved semiconductor power device configuration and manufacture processes for providing semiconductor power devices with embedded Schottky diode in the same cell wherein a dopant regions is provided at the bottom of a contact trench below the Schottky layer to reduce the forward voltage of the Schottky diodes such that improved device performance is achieved.
  • Another aspect of the present invention is to provide new and improved semiconductor power device configuration and manufacture processes for providing semiconductor power devices with embedded Schottky diode in the same cell wherein a dopant regions is provided at the bottom of a contact trench below the Schottky layer to reduce the ldsx is reduced and device performance improvements are achieved.
  • Briefly, in a preferred embodiment, the present invention discloses a semiconductor power device comprising trenched semiconductor power device comprising a trenched gate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The semiconductor power device further includes an insulation layer covering the trenched semiconductor power device with a source-body contact trench opened therethrough and further through the body regions into an epitaxial layer underneath and filled with contact metal plug therein. The semiconductor power device further includes an embedded Schottky diode disposed near a bottom of the source-body contact trench below the contact metal plug wherein the Schottky diode further includes a Schottky barrier layer having a barrier height for reducing a leakage current through the embedded Schottky diode during a reverse bias between the drain and the source. In an exemplary embodiment, the semiconductor power device further includes a contact enhancement dopant region disposed along a sidewall of the source-body contact trench for improving an electrical contact of the contact metal plug to the source and body regions. In an exemplary embodiment, the embedded Schottky diode further includes a CoSi2/TiN barrier layer disposed below the contact metal plug. In an exemplary embodiment, the metal contact plug further includes a tungsten plug filling in the source-body contact trench for contacting the body regions. In an exemplary embodiment, the a contact enhancement dopant region disposed along a side wall of the source-body contact trench further includes a P-type body-dopant region for improving an electrical contact of the contact metal plug to the body regions. In an exemplary embodiment, the embedded Schottky diode further includes a PtSi barrier layer disposed below the contact metal plug. In an exemplary embodiment, the embedded Schottky diode further includes a barrier layer having a barrier height larger than a leakage prevention voltage for preventing a leakage current during a reverse bias between the drain and the source and the barrier layer having a forward voltage drop less than a parasitic body diode between the body region and an epitaxial layer surrounding the body region. In an exemplary embodiment, the contact metal plug further includes a Ti/TiN barrier layer surrounding a tungsten core as a source-body contact metal. In an exemplary embodiment, the semiconductor power device further includes a thin resistance-reduction conductive layer disposed on a top surface covering the insulation layer and contacting the contact metal plug whereby the resistance-reduction conductive layer having a greater area than a top surface of the contact metal plug for reducing a source-body resistance. In an exemplary embodiment, the semiconductor power device further includes a thin resistance-reduction conductive layer includes a Ti or Ti/TiN layer disposed on a top surface covering the insulation layer and contacting the contact metal plug whereby the resistance-reduction conductive layer having a greater area than a top surface of the contact metal plug for reducing a source-body resistance. In an exemplary embodiment, the semiconductor power device further includes a thick front metal layer disposed on top of the resistance-reduction layer for providing a make contact with layer for a wire or wireless bonding package. In an exemplary embodiment, the semiconductor power device further includes a trenched MOSFET device. In an exemplary embodiment, the semiconductor power device further includes a source-dopant region disposed below the source-body contact trench in contact with the barrier layer of the Schottky diode having a dopant concentration of N2 with N2>N1 where N1 is a dopant concentration of an epitaxial layer surrounding the body region supported on the semiconductor substrate. In an exemplary embodiment, the semiconductor power device further includes a source-dopant region disposed below the source-body contact trench in contact with the barrier layer of the Schottky diode having a dopant concentration of N2 with N2<N1 to reduce a Drain-Source leakage current at a reverse bias where N1 is a dopant concentration of an epitaxial layer surrounding the body region supported on the semiconductor substrate. In an exemplary embodiment, the trenched gate is filled with a dielectric material padded by a gate oxide layer with a bottom gate oxide layer significantly thicker than the gate oxide layer disposed along sidewalls of the trenched gate.
  • These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment, which is illustrated in the various drawing figures.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A to 1D are circuit diagram and cross sectional views of MOSFET power devices of related disclosures of conventional device configurations implemented with various Schottky diode integrations.
  • FIGS. 2 to 7 are cross sectional views for showing the semiconductor power devices with embedded Schottky diodes in the same cell disposed on the source/body contact trenches as various exemplary embodiments of this inventions.
  • FIGS. 8A to 8G are a serial of side cross sectional views for showing the processing steps for fabricating a MOSFET device as shown in FIGS. 2 and 4 of this invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Please refer to FIG. 2 shows a side cross-sectional view of a trench MOSFET 100 with embedded Schottky in the same cell of this invention. The trenched MOSFET 100 is supported on a substrate 105 formed with an epitaxial layer 110. The MOSFET device 100 includes trenched gates 120 disposed in a trench with a gate insulation layer 115 formed over the walls of the trench. A body region 125 that is doped with a dopant of second conductivity type, e.g., P-type dopant, extends between the trenched gates 120. The P-body regions 125 encompassing a source region 130 doped with the dopant of first conductivity, e.g., N+ dopant. The source regions 130 are formed near the top surface of the epitaxial layer surrounding the trenched gates 120. The trench MOSFET device includes an embedded Schottky formed near the bottom of the trench contact filled with a tungsten plug 155. The Schottky diodes are formed in the contact trench with a CoSi2/TiN layer 145 and a barrier layer 150 underneath the trench contact 155. In order to improve the source/body contact, a P+ dopant region 140 is formed along the sidewall to have improved ohmic contact between the trench contact 155 and the P-body regions 125. The MOSFET device with the embedded Schottky diodes is covered with a low resistance layer composed of Ti or Ti/TiN that has a large contact area to the tungsten trench contact 155 and extending over the oxide insulation layer 135 on top of the trench gates 120. A metal layer 165 composed of aluminum alloy covering the device is patterned into gate pad and source/body contacts (not specifically shown). As shown in FIG. 2, the Schottky barrier layer 145 form the embedded Schottky diodes near the bottom or the trench contact with a parallel parasitic diode formed between the body region 125 and the N-epitaxial layer 110. The barrier layer 145 can be CoSi2, TiSi2 and PtSi, which has barrier height larger than 0.5V, resulting in low leakage current in the embedded Schottky diode during reverse bias between drain and source while providing lower Vf (forward voltage drop) at forward bias than the parasitic body diode between P-body 125 and N epi layer 110. The forward voltage drop Vf and the reverse leakage current Idsx can be optimized by the critical dimension (CD) of the trench contact and depth, and the barrier layer 145.
  • The MOSFET device with embedded Schottky diodes have the advantages that the Schottky diodes are provided with less space occupied by the Schottky diodes because the diodes are formed as part of the trench contacts in the same area as part of the cells of the MOSFET power device. Compared to the patented inventions disclosed above, the space saving is at least 50%. The source contact with either N+ or P+ regions, i.e., dopant regions 140 are formed on the sidewalls of the trench contact and the Schottky diodes formed on the bottom of the trench contact achieve process savings because there is no requirement of P+ mask when compared with the device as that disclosed in U.S. Pat. No. 6,998,678. Furthermore, since the MOSFET and the Schottky diodes share the same trenches, there is less parasitic capacitance thus providing devices capable of providing higher performance with higher switching speed.
  • Beside optimizing trench contact CD and depth, and the Schottky barrier layer 145 to target Vf, there is another alternative method to further improve Vf by ion implantation of 1st conductivity dopant into trench bottom. FIG. 3 is another exemplary embodiment of a MOSFET 100-1 with an embedded Schottky in the same cell with an N dopant region 170 having a dopant concentration of N2 where N2>N1 and N1 is the dopant concentration of the epitaxial layer 105. The N-dopant region 170 is provided to lower the Vf of the Schottky diode because the Vf is lower with a higher doping concentration N2 contacting to the Schottky barrier layer 145.
  • FIG. 4 is another exemplary embodiment of a MOSFET 100-2 with a purpose to reduce the Drain-Source leakage current at reverse bias. The MOSFET 100-2 has an embedded Schottky in the same cell with an N dopant region 170′ having a dopant concentration of N2 where N2<N1 and N1 is the dopant concentration of the epitaxial layer 105. The N-dopant region 170 is provided to have a lower ldsx because the N2 is in contact with the Schottky barrier that has lower doping concentration than the epi layer 110. The Schottky contact between the barrier layer and silicon has a lower Vf when the silicon has high doping concentration, and a lower leakage current Idsx between Drain-Source when the silicon has low doping concentration. There is trade-off between the Vf and the Idsx. When the leakage current is too high, the leakage current will consume more power at an off-state, which becomes very undesirable for applications in portable system such as cell phone, notebook using battery.
  • FIG. 5 is another exemplary embodiment of a MOSFET 100-2 with an embedded Schottky in the same cell with a thicker oxide layer 115′ at bottom of the trench gate 120. The thicker oxide layer at the bottom of the trench gate 120 which is thinner than gate oxide along trench sidewall, is provided to have a reduce gate-drain capacitance. The thick oxide at trench bottom sandwiched between trench gate and drain has less capacitance than the single gate oxide along trench sidewall because Cgd, i.e., the capacitance between gate and drain, has a reverse proportional relationship with the gate oxide thickness.
  • FIG. 6 is another exemplary embodiment of a MOSFET 100-4 with an embedded Schottky in the same cell with an N dopant region 170 having a dopant concentration of N2 where N2>N1 and N1 is the dopant concentration of the epitaxial layer 105. The N-dopant region 170 is provided to lower the Vf of the Schottky diode because lower Schottky barrier height is achieved with the N2 layer. The barrier height of Schottky is function of doping concentration and the barrier layer material. A lower doping concentration leads to a lower Schottky barrier height that results in a lower Vf but higher Idsx. Meanwhile, there is a trade-off between Vf and Idsx. However, the benefit of the N2 is to reduce Vf without degrading the Drain to Source breakdown voltage as a result of same epitaxial doping concentration. Furthermore, the MOSFET 100-4 has a thicker oxide layer 115′ at bottom of the trench gate 120. The thicker oxide layer at the bottom of the trench gate 120 is provided to have a reduce gate-drain capacitance.
  • FIG. 7 is another exemplary embodiment of a MOSFET 100-5 with an embedded Schottky in the same cell with an N dopant region 170′ having a dopant concentration of N2 where N2<N1 and N1 is the dopant concentration of the epitaxial layer 105. The N-dopant region 170 is provided to have a lower ldsx because N2 has lower doping concentration causing higher Schottky barrier height. Furthermore, the MOSFET 100-5 has a thicker oxide layer 115′ at bottom of the trench gate 120. The thicker oxide layer at the bottom of the trench gate 120 is provided to have a reduce gate-drain capacitance.
  • Referring to FIGS. 8A to 8F for a serial of side cross sectional views to illustrate the fabrication steps of a MOSFET device as that shown in FIGS. 2, 3, and 4. In FIG. 4A, a trench mask (not shown) is applied to open a plurality of trenches in an epitaxial layer 210 supported on a substrate 205 by employing a dry silicon etch process. An oxidation process is then performed to form an oxide layer covering the trench walls. The trench is oxidized with a sacrificial oxide to remove the plasma damaged silicon layer during the process of opening the trench. Then an oxide layer 215 is grown followed by depositing a polysilicon layer 220 to fill the trench and covering the top surface and then doped with an N+ dopant. The polysilicon layer 220 filling the trenches are either etched back or removed by applying a chemical mechanical planarization process (CMP) to remove the polysilicon above the top surface. In FIG. 8B, the manufacturing process proceeds by implanting a P-body implant with a P-type dopant. Then an elevated temperature is applied to diffuse the P-body 225 into the epitaxial layer 210. Then a N+ source dopant implant is carried out to form the source regions 230 followed by applying an elevated temperature to diffuse the source regions 230 further into the body region 225. An oxide deposition is then carried out to form a thick oxide layer 235 covering over the top surface of the device. In FIG. 8C, a dry contact oxide etch is carried out with a contact etch mask (not show) to open trenches 237 through the oxide layer 235 into the body regions 225 between the trenched gates 220. Then a boron angle ion implantation is carried out to form P+ region 240 along the sidewalls of the contact trenches 237. In FIG. 8D, a contact silicon etch is performed to open the trenches 237 deeper through the body region 225 and further into Epi layer 210.
  • In FIG. 8E, a layer 245 of Co/TiN is deposited followed by a rapid thermal anneal process to form a CoSi2 250 thus forming a Schottky barrier layer. Then the tungsten contact plug 255 is deposited into the contact trench followed by a W/Co/TiN etch back to remove the W/Co/TiN layer from above the contact trenches 225. Then a Ti or TiN low resistance layer 260 is deposited over the top surface followed by depositing an aluminum alloy layer 265 as a metal contact layer. A metal patterning process is performed (not shown) to complete the manufacturing process of the device. FIG. 8F showing an implant process for implanting As ions to form the dopant region 170 with dopant concentration N2>N1 or implanting Boron or BF2 ions for the dopant region 170′ N2<1 after completing the process of FIG. 8D and the process shown in FIG. 8G is the same as that described in FIG. 8E after the implanting process completed in FIG. 8F.
  • According to the above drawings and descriptions, this invention further discloses a method for method for manufacturing a trenched semiconductor power device includes a step of forming said semiconductor power device with a trenched gate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The method further includes the steps of covering the MOSFET cell with an insulation layer and applying a contact mask for opening a source-body contact trench extending through the source and body regions into an epitaxial layer underneath for filling a contact metal plug therein. And, the method further includes a step of forming an embedded Schottky diode by forming a Schottky barrier layer near a bottom of the source-body contact trench below the contact metal plug with the Schottky barrier layer having a barrier height for reducing a leakage current through the embedded Schottky diode during a reverse bias between the drain and the source. In an exemplary embodiment, the method further includes a step of forming a contact enhancement dopant region along a sidewall of the source-body contact trench for improving an electrical contact of the contact metal plug to the source and body regions. In an exemplary embodiment, the step of forming the embedded Schottky diode further includes a step of forming a CoSi2/TiN barrier layer at a bottom surface of the source-body contact trench. In an exemplary embodiment, the step of forming the embedded Schottky diode further includes a step of forming a PtSi barrier layer at a bottom surface of the source-body contact trench. In an exemplary embodiment, the method further includes a step of forming a source-dopant region below the source-body contact trench in contact with the barrier layer of the Schottky diode having a dopant concentration of N2 with N2>N1 where N1 is a dopant concentration of an epitaxial layer surrounding the body region supported on the semiconductor substrate. In an exemplary embodiment, the method further includes a step of forming a source-dopant region below the source-body contact trench in contact with the barrier layer of the Schottky diode having a dopant concentration of N2 with N2<N1 to reduce a Drain-Source leakage current at a reverse bias where N1 is a dopant concentration of an epitaxial layer surrounding the body region supported on the semiconductor substrate. In an exemplary embodiment, the method further includes a step of forming a gate insulation layer padded on sidewalls and a bottom surface of the trenched gate and filling the trenched gate with a dielectric material by with the gate insulation layer on the bottom surface of the trenched gate significantly thicker than the gate insulation layer disposed along sidewalls of the trenched gate.
  • Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alternations and modifications will no doubt become apparent to those skilled in the art after reading the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alternations and modifications as fall within the true spirit and scope of the invention.

Claims (26)

1. A trenched semiconductor power device comprising a trenched gate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate, wherein said semiconductor power device further comprising:
an insulation layer covering said trenched semiconductor power device with a source-body contact trench opened therethrough and further extending through said body region into an epitaxial region underneath and filled with contact metal plug therein; and
an embedded Schottky diode disposed near a bottom of said source-body contact trench below said contact metal plug wherein said Schottky diode further comprising a Schottky barrier layer directly contacting an epitaxial layer below a bottom of said contact trench thus forming a vertical Schottky diode along a source-drain direction having a barrier height for reducing a leakage current through said embedded Schottky diode during a reverse bias between said drain and said source.
2. The trenched semiconductor power device of claim 1 further comprising:
a contact enhancement dopant region disposed along sidewalls of said source-body contact trench for improving an electrical contact of said contact metal plug and to said body regions.
3. The trenched semiconductor power device of claim 1 wherein:
said embedded Schottky diode further comprising a CoSi2/TiN barrier layer disposed below said contact metal plug directly contacting said epitaxial layer below said contact trench.
4. The trenched semiconductor power device of claim 1 wherein: said metal contact plug further comprising a tungsten plug filling in said source-body contact trench for contacting said source and body regions and said vertical Schottky diode disposed below said tungsten plug.
5. The trenched semiconductor power device of claim 2 wherein:
said a contact enhancement dopant region disposed along sidewalls of said source-body contact trench further comprising a P-type body-dopant region having a higher dopant concentration than said body region for improving an electrical contact of said contact metal plug to said body regions.
6. The trenched semiconductor power device of claim 1 wherein:
said embedded Schottky diode further comprising a PtSi barrier layer disposed below said contact metal plug directly contacting said epitaxial layer below said contact trench.
7. The trenched semiconductor power device of claim 1 wherein:
said embedded Schottky diode further comprising a barrier layer having a barrier height larger than 0.5V for reducing a leakage current during a reverse bias between said drain and said source and said barrier layer having a forward voltage drop less than a parasitic body diode between said body region and said epitaxial layer surrounding and below said body region.
8. The trenched semiconductor power device of claim 1 wherein:
the contact metal plug further comprising a Ti/TiN barrier layer surrounding a tungsten core as a source-body contact metal.
9. The trenched semiconductor power device of claim 1 further comprising:
a thin resistance-reduction conductive layer disposed on a top surface covering said insulation layer and contacting said contact metal plug whereby said resistance-reduction conductive layer having a greater area than a top surface of said contact metal plug for reducing a source-body resistance.
10. The trenched semiconductor power device of claim 1 further comprising:
a thin resistance-reduction conductive layer comprising a Ti or Ti/TiN layer disposed on a top surface covering said insulation layer and contacting said contact metal plug whereby said resistance-reduction conductive layer having a greater area than a top surface of said contact metal plug for reducing a source-body resistance.
11. The trenched semiconductor power device of claim 10 further comprising:
a thick front metal layer disposed on top of said resistance-reduction layer for providing a contact layer for a wire or wireless bonding package.
12. The trenched semiconductor power device of claim 1 wherein:
said trenched semiconductor power device further comprising a trenched MOSFET device.
13. The trenched semiconductor power device of claim 1 further comprising:
a source-dopant region disposed below said source-body contact trench in direct contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2>N1 where N1 is a dopant concentration of said epitaxial layer surrounding and below said body region supported on said semiconductor substrate.
14. The trenched semiconductor power device of claim 1 further comprising:
a source-dopant region disposed below said source-body contact trench in direct contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2<N1 to reduce a Drain-Source leakage current at a reverse bias where N1 is a dopant concentration of said epitaxial layer surrounding and below said body region supported on said semiconductor substrate.
15. The trenched semiconductor power device of claim 1 wherein:
said trenched gate is filled with a dielectric material padded by a gate oxide layer with a bottom gate oxide layer significantly thicker than said gate oxide layer disposed along sidewalls of said trenched gate.
16. The trenched semiconductor power device of claim 1 further comprising:
a source-dopant region disposed below said source-body contact trench in contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2>N1 where N1 is a dopant concentration of said epitaxial layer surrounding and below said body region supported on said semiconductor substrate; and
said trenched gate is filled with a dielectric material padded by a gate oxide layer with a bottom gate oxide layer significantly thicker than said gate oxide layer disposed along sidewalls of said trenched gate.
17. The trenched semiconductor power device of claim 1 further comprising:
a source-dopant region disposed below said source-body contact trench in contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2<N1 to reduce a Drain-Source leakage current at a reverse bias where N1 is a dopant concentration of said epitaxial layer surrounding and below said body region supported on said semiconductor substrate; and
said trenched gate is filled with a dielectric material padded by a gate oxide layer with a bottom gate oxide layer significantly thicker than said gate oxide layer disposed along sidewalls of said trenched gate.
18. A method for manufacturing a trenched semiconductor power device comprising a step of forming said semiconductor power device with a trenched gate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate, the method further comprising:
covering said MOSFET cell with an insulation layer and applying a contact mask for opening a source-body contact trench extending through said source and body regions and into an epitaxial layer below said body region for filling a contact metal plug therein; and forming an embedded Schottky diode by forming a Schottky barrier layer near a bottom of said source-body contact trench below said contact metal plug with said Schottky barrier layer having a barrier height for reducing a leakage current through said embedded Schottky diode during a reverse bias between said drain and said source.
19. The method of claim 18 further comprising a step of:
forming a contact enhancement dopant region along a side wall of said source-body contact trench for improving an electrical contact of said contact metal plug to said body regions.
20. The method of claim 18 wherein:
said step of forming said embedded Schottky diode further comprising a step of forming a CoSi2/ TiN barrier layer at a bottom surface of said source-body contact trench.
21. The method of claim 18 of claim 1 wherein:
said step of forming said embedded Schottky diode further comprising a step of forming a PtSi barrier layer at a bottom surface of said source-body contact trench.
22. The method of claim 18 further comprising:
forming a source-dopant region below said source-body contact trench in contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2>N1 where N1 is a dopant concentration of an epitaxial layer surrounding said body region supported on said semiconductor substrate.
23. The method of claim 18 further comprising:
forming a source-dopant region below said source-body contact trench in contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2<N1 to reduce a Drain-Source leakage current at a reverse bias where N1 is a dopant concentration of an epitaxial layer surrounding said body region supported on said semiconductor substrate.
24. The method of claim 18 further comprising:
forming a source-dopant region below said source-body contact trench in contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2>N1 where N1 is a dopant concentration of an epitaxial layer surrounding said body region supported on said semiconductor substrate; and
forming a gate insulation layer padded on sidewalls and a bottom surface of said trenched gate and filling said trenched gate with a dielectric material by with said gate insulation layer on said b&tom surface of said trenched gate significantly thicker than said gate insulation layer disposed along sidewalls of said trenched gate.
25. The method of claim 18 further comprising:
forming a gate insulation layer padded on sidewalls and a bottom surface of said trenched gate and filling said trenched gate with a dielectric material by with said gate insulation layer on said bottom surface of said trenched gate significantly thicker than said gate insulation layer disposed along sidewalls of said trenched gate.
26. The method of claim 18 further comprising:
forming a source-dopant region below said source-body contact trench in contact with said barrier layer of said Schottky diode having a dopant concentration of N2 with N2<N1 to reduce a Drain-Source leakage current at a reverse bias where N1 is a dopant concentration of an epitaxial layer surrounding said body region supported on said semiconductor substrate; and
forming a gate insulation layer padded on sidewalls and a bottom surface of said trenched gate and filling said trenched gate with a dielectric material by with said gate insulation layer on said bottom surface of said trenched gate significantly thicker than said gate insulation layer disposed along sidewalls of said trenched gate.
US11/732,955 2007-04-04 2007-04-04 Trenched mosfets with embedded schottky in the same cell Abandoned US20080246082A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/732,955 US20080246082A1 (en) 2007-04-04 2007-04-04 Trenched mosfets with embedded schottky in the same cell

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/732,955 US20080246082A1 (en) 2007-04-04 2007-04-04 Trenched mosfets with embedded schottky in the same cell
US12/462,748 US8252645B2 (en) 2007-04-04 2009-08-07 Method of manufacturing trenched MOSFETs with embedded Schottky in the same cell

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/462,748 Division US8252645B2 (en) 2007-04-04 2009-08-07 Method of manufacturing trenched MOSFETs with embedded Schottky in the same cell

Publications (1)

Publication Number Publication Date
US20080246082A1 true US20080246082A1 (en) 2008-10-09

Family

ID=39826198

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/732,955 Abandoned US20080246082A1 (en) 2007-04-04 2007-04-04 Trenched mosfets with embedded schottky in the same cell
US12/462,748 Expired - Fee Related US8252645B2 (en) 2007-04-04 2009-08-07 Method of manufacturing trenched MOSFETs with embedded Schottky in the same cell

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/462,748 Expired - Fee Related US8252645B2 (en) 2007-04-04 2009-08-07 Method of manufacturing trenched MOSFETs with embedded Schottky in the same cell

Country Status (1)

Country Link
US (2) US20080246082A1 (en)

Cited By (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080303033A1 (en) * 2007-06-05 2008-12-11 Cree, Inc. Formation of nitride-based optoelectronic and electronic device structures on lattice-matched substrates
US20090065861A1 (en) * 2005-02-11 2009-03-12 Alpha & Omega Semiconductor Limited MOS device with low injection diode
US20090065814A1 (en) * 2005-02-11 2009-03-12 Alpha & Omega Semiconductor Limited MOS device with schottky barrier controlling layer
US20090065855A1 (en) * 2005-02-11 2009-03-12 Alpha & Omega Semiconductor Limited MOS device with integrated schottky diode in active region contact trench
US20090127593A1 (en) * 2005-02-11 2009-05-21 Alpha & Omega Semiconductor Limited MOS device
US20090180310A1 (en) * 2008-01-11 2009-07-16 Naoharu Shimomura Resistance change type memory
US20090224316A1 (en) * 2005-02-11 2009-09-10 Alpha & Omega Semiconductor, Limited Power MOS device with conductive contact layer
US20090315106A1 (en) * 2008-06-23 2009-12-24 Force Mos Technology Co. Ltd. Integrated trench Mosfet and Schottky Rectifier with trench contact structure
US20100013009A1 (en) * 2007-12-14 2010-01-21 James Pan Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance
US20100025759A1 (en) * 2008-07-29 2010-02-04 Rohm Co., Ltd. Trench type semiconductor device and fabrication method for the same
US20110006362A1 (en) * 2009-07-10 2011-01-13 Force Mos Technology Co. Ltd. Trench MOSFET with on-resistance reduction
US20110037113A1 (en) * 2009-08-17 2011-02-17 Excelliance Mos Corporation Semiconductor struture and method of forming the same
US20110042727A1 (en) * 2008-12-23 2011-02-24 Alpha & Omega Semiconductor, Inc. MOSFET device with reduced breakdown voltage
US20110095361A1 (en) * 2009-10-26 2011-04-28 Alpha & Omega Semiconductor, Inc. Multiple layer barrier metal for device component formed in contact trench
CN102074501A (en) * 2009-11-23 2011-05-25 英特赛尔美国股份有限公司 Integrated guarded schottky diode compatible with trench-gate DMOS, structure and method
CN102082097A (en) * 2009-11-09 2011-06-01 凹凸电子(武汉)有限公司 Trench metal oxide semiconductor field effect transistor, a method for fabricating same and power conversion system
US20110156679A1 (en) * 2009-12-30 2011-06-30 Dev Alok Girdhar Integrated trench guarded schottky diode compatible with powerdie, structure and method
US20110156682A1 (en) * 2009-12-30 2011-06-30 Dev Alok Girdhar Voltage converter with integrated schottky device and systems including same
US20110156810A1 (en) * 2009-12-30 2011-06-30 Intersil Americas Inc. Integrated dmos and schottky
US20110169047A1 (en) * 2009-05-18 2011-07-14 Force Mos Technology Co., Ltd. Power semiconductor devices integrated with clamp diodes having separated gate metal pads to avoid breakdown voltage degradation
US20110198697A1 (en) * 2008-04-24 2011-08-18 Hynix Semiconductor Inc. Semiconductor Device
US20110278666A1 (en) * 2010-05-13 2011-11-17 Wei Liu Trench MOSFET with integrated Schottky diode in a single cell and method of manufacture
CN102315220A (en) * 2010-07-01 2012-01-11 力士科技股份有限公司 Semiconductor integrated circuit and manufacturing method thereof
CN102347359A (en) * 2010-07-29 2012-02-08 万国半导体股份有限公司 Power metal oxide semiconductor field effect transistor (MOSFET) device and method for manufacturing same
US20120037983A1 (en) * 2010-08-10 2012-02-16 Force Mos Technology Co., Ltd. Trench mosfet with integrated schottky rectifier in same cell
US20120068262A1 (en) * 2008-12-23 2012-03-22 Ji Pan Integrated MOSFET Device and Method with Reduced Kelvin Contact Impedance and Breakdown Voltage
US20120175699A1 (en) * 2011-01-06 2012-07-12 Force Mos Technology Co., Ltd. Trench mosfet with super pinch-off regions and self-aligned trenched contact
CN102610742A (en) * 2011-01-21 2012-07-25 株式会社东芝 Magnetic random access memory and manufacturing method thereof
US20120286352A1 (en) * 2011-05-10 2012-11-15 Chin-Te Kuo Trench mos structure and method for making the same
US20120292692A1 (en) * 2010-06-29 2012-11-22 Yeeheng Lee Power MOSFET Device with Self-Aligned Integrated Schottky Diode
CN102832247A (en) * 2011-06-16 2012-12-19 万国半导体股份有限公司 Split-gate structure in trench-based silicon carbide power device
TWI382534B (en) * 2009-05-13 2013-01-11 Anpec Electronics Corp Semiconductor device having integrated mosfet and schottky diode and manufacturing method thereof
WO2013057564A1 (en) * 2011-10-18 2013-04-25 Toyota Jidosha Kabushiki Kaisha Semiconductor device and method of producing the same
US20130248992A1 (en) * 2012-03-20 2013-09-26 Balaji Padmanabhan Electronic device including a trench and a conductive structure therein having a contact within a schottky region and a process of forming the same
CN103515227A (en) * 2012-06-14 2014-01-15 英飞凌科技奥地利有限公司 Method of manufacturing a semiconductor device and a semiconductor device
CN103579090A (en) * 2012-08-10 2014-02-12 上海华虹Nec电子有限公司 Schottky through hole manufacturing technological method
US8722434B2 (en) 2008-06-23 2014-05-13 Force Mos Technology Co., Ltd. Integrated trench MOSFET with trench Schottky rectifier
US20140199816A1 (en) * 2011-05-19 2014-07-17 Anpec Electronics Corporation Method of fabricating a super junction transistor
US20140213026A1 (en) * 2012-09-14 2014-07-31 Force Mos Technology Co., Ltd. Trench metal oxide semiconductor field effect transistor with embedded schottky rectifier using reduced masks process
CN104183644A (en) * 2013-05-22 2014-12-03 力士科技股份有限公司 Super-junction trench mosfets and manufacturing method of same
US20150279983A1 (en) * 2014-03-25 2015-10-01 Sanken Electric Co., Ltd. Semiconductor device
US9257322B2 (en) * 2012-07-04 2016-02-09 Industrial Technology Research Institute Method for manufacturing through substrate via (TSV), structure and control method of TSV capacitance
US20160315211A1 (en) * 2015-02-20 2016-10-27 University Of South Carolina OPTICALLY SWITCHED GRAPHENE/4H-SiC JUNCTION BIPOLAR TRANSISTOR

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7932536B2 (en) * 2007-03-09 2011-04-26 Diodes Incorporated Power rectifiers and method of making same
TWI455209B (en) * 2009-10-12 2014-10-01 Pfc Device Co Trench mos p-n junction schottky diode device and method for manufacturing the same
US7994001B1 (en) * 2010-05-11 2011-08-09 Great Power Semiconductor Corp. Trenched power semiconductor structure with schottky diode and fabrication method thereof
CN102789979B (en) * 2012-08-22 2016-12-21 上海华虹宏力半导体制造有限公司 Schottky diode and forming method thereof
CN103441148B (en) * 2013-08-13 2016-08-31 电子科技大学 A kind of groove grid VDMOS device of integrated schottky diode
DE102014117780B4 (en) * 2014-12-03 2018-06-21 Infineon Technologies Ag Semiconductor device with a trench electrode and method of manufacture

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4357178A (en) * 1978-12-20 1982-11-02 Ibm Corporation Schottky barrier diode with controlled characteristics and fabrication method
US4946803A (en) * 1982-12-08 1990-08-07 North American Philips Corp., Signetics Division Method for manufacturing a Schottky-type rectifier having controllable barrier height
US5244832A (en) * 1985-10-16 1993-09-14 Texas Instruments Incorporated Method for fabricating a poly emitter logic array and apparatus produced thereby
US6049108A (en) * 1995-06-02 2000-04-11 Siliconix Incorporated Trench-gated MOSFET with bidirectional voltage clamping
US6855999B2 (en) * 1999-01-04 2005-02-15 Taiwan Semiconductor Manufacturing Co. Schottky diode having a shallow trench contact structure for preventing junction leakage
US20050258541A1 (en) * 2004-05-18 2005-11-24 Hidekazu Yanagisawa Semiconductor device and manufacturing method thereof
US20060060916A1 (en) * 2004-08-27 2006-03-23 International Rectifier Corporation Power devices having trench-based source and gate electrodes
US20060180855A1 (en) * 2005-02-11 2006-08-17 Alpha And Omega Semiconductor, Inc. Power MOS device

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4357178A (en) * 1978-12-20 1982-11-02 Ibm Corporation Schottky barrier diode with controlled characteristics and fabrication method
US4946803A (en) * 1982-12-08 1990-08-07 North American Philips Corp., Signetics Division Method for manufacturing a Schottky-type rectifier having controllable barrier height
US5244832A (en) * 1985-10-16 1993-09-14 Texas Instruments Incorporated Method for fabricating a poly emitter logic array and apparatus produced thereby
US6049108A (en) * 1995-06-02 2000-04-11 Siliconix Incorporated Trench-gated MOSFET with bidirectional voltage clamping
US6855999B2 (en) * 1999-01-04 2005-02-15 Taiwan Semiconductor Manufacturing Co. Schottky diode having a shallow trench contact structure for preventing junction leakage
US20050258541A1 (en) * 2004-05-18 2005-11-24 Hidekazu Yanagisawa Semiconductor device and manufacturing method thereof
US20060060916A1 (en) * 2004-08-27 2006-03-23 International Rectifier Corporation Power devices having trench-based source and gate electrodes
US20060180855A1 (en) * 2005-02-11 2006-08-17 Alpha And Omega Semiconductor, Inc. Power MOS device

Cited By (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110207276A1 (en) * 2005-02-11 2011-08-25 Alpha & Omega Semiconductor Limited Power mos device fabrication
US20090065861A1 (en) * 2005-02-11 2009-03-12 Alpha & Omega Semiconductor Limited MOS device with low injection diode
US20090065814A1 (en) * 2005-02-11 2009-03-12 Alpha & Omega Semiconductor Limited MOS device with schottky barrier controlling layer
US20090065855A1 (en) * 2005-02-11 2009-03-12 Alpha & Omega Semiconductor Limited MOS device with integrated schottky diode in active region contact trench
US20090127593A1 (en) * 2005-02-11 2009-05-21 Alpha & Omega Semiconductor Limited MOS device
US8288229B2 (en) 2005-02-11 2012-10-16 Alpha & Omega Semiconductor Limited Power MOS device fabrication
US20090224316A1 (en) * 2005-02-11 2009-09-10 Alpha & Omega Semiconductor, Limited Power MOS device with conductive contact layer
US8253192B2 (en) * 2005-02-11 2012-08-28 Alpha And Omega Semiconductor Incorporated MOS device with varying trench depth
US8093651B2 (en) 2005-02-11 2012-01-10 Alpha & Omega Semiconductor Limited MOS device with integrated schottky diode in active region contact trench
US8362547B2 (en) 2005-02-11 2013-01-29 Alpha & Omega Semiconductor Limited MOS device with Schottky barrier controlling layer
US8283723B2 (en) 2005-02-11 2012-10-09 Alpha & Omega Semiconductor Limited MOS device with low injection diode
US20130280870A1 (en) * 2005-02-11 2013-10-24 Alpha & Omega Semiconductor Limited Fabrication of mos device with integrated schottky diode in active region contact trench
US20120080751A1 (en) * 2005-02-11 2012-04-05 Alpha & Omega Semiconductor Limited Mos device with varying contact trench lengths
US8450794B2 (en) * 2005-02-11 2013-05-28 Alpha & Omega Semiconductor Limited MOS device with varying contact trench lengths
US7923774B2 (en) 2005-02-11 2011-04-12 Alpha & Omega Semiconductor Limited Power MOS device with conductive contact layer
US20160087093A1 (en) * 2005-02-11 2016-03-24 Alpha And Omega Semiconductor Limited Mos device with island region
US7948029B2 (en) * 2005-02-11 2011-05-24 Alpha And Omega Semiconductor Incorporated MOS device with varying trench depth
US9236450B2 (en) * 2005-02-11 2016-01-12 Alpha And Omega Semiconductor Limited Fabrication of MOS device with schottky barrier controlling layer
US20130203225A1 (en) * 2005-02-11 2013-08-08 Alpha & Omega Semiconductor Limited Fabrication of mos device with schottky barrier controlling layer
US10074742B2 (en) * 2005-02-11 2018-09-11 Alpha And Omega Semiconductor Limited MOS device with island region
US20140357030A1 (en) * 2005-02-11 2014-12-04 Alpha & Omega Semiconductor Limited Fabrication of mos device with schottky barrier controlling layer
US8809143B2 (en) * 2005-02-11 2014-08-19 Alpha & Omega Semiconductor Limited Fabrication of MOS device with schottky barrier controlling layer
US8728890B2 (en) * 2005-02-11 2014-05-20 Alpha & Omega Semiconductor Limited Fabrication of MOS device with integrated Schottky diode in active region contact trench
US20110210390A1 (en) * 2005-02-11 2011-09-01 Alpha And Omega Semiconductor Incorporated Mos device with varying trench depth
US20080303033A1 (en) * 2007-06-05 2008-12-11 Cree, Inc. Formation of nitride-based optoelectronic and electronic device structures on lattice-matched substrates
US20100013009A1 (en) * 2007-12-14 2010-01-21 James Pan Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance
US20090180310A1 (en) * 2008-01-11 2009-07-16 Naoharu Shimomura Resistance change type memory
US20110198697A1 (en) * 2008-04-24 2011-08-18 Hynix Semiconductor Inc. Semiconductor Device
US8193588B2 (en) * 2008-04-24 2012-06-05 Hynix Semiconductor Inc. Semiconductor device
US20090315106A1 (en) * 2008-06-23 2009-12-24 Force Mos Technology Co. Ltd. Integrated trench Mosfet and Schottky Rectifier with trench contact structure
US8722434B2 (en) 2008-06-23 2014-05-13 Force Mos Technology Co., Ltd. Integrated trench MOSFET with trench Schottky rectifier
US7816732B2 (en) * 2008-06-23 2010-10-19 Force Mos Technology Co., Ltd. Integrated trench MOSFET and Schottky rectifier with trench contact structure
US20100025759A1 (en) * 2008-07-29 2010-02-04 Rohm Co., Ltd. Trench type semiconductor device and fabrication method for the same
US8435860B2 (en) 2008-07-29 2013-05-07 Rohm Co., Ltd. Trench type semiconductor device and fabrication method for the same
US8193579B2 (en) * 2008-07-29 2012-06-05 Rohm Co., Ltd. Trench type semiconductor device and fabrication method for the same
US20120068262A1 (en) * 2008-12-23 2012-03-22 Ji Pan Integrated MOSFET Device and Method with Reduced Kelvin Contact Impedance and Breakdown Voltage
US8362552B2 (en) * 2008-12-23 2013-01-29 Alpha And Omega Semiconductor Incorporated MOSFET device with reduced breakdown voltage
US20110042727A1 (en) * 2008-12-23 2011-02-24 Alpha & Omega Semiconductor, Inc. MOSFET device with reduced breakdown voltage
US8969950B2 (en) * 2008-12-23 2015-03-03 Alpha & Omega Semiconductor, Inc. Integrated MOSFET-Schottky diode device with reduced source and body Kelvin contact impedance and breakdown voltage
US20140054687A1 (en) * 2008-12-23 2014-02-27 Alpha And Omega Semiconductor Incorporated Mosfet device with reduced breakdown voltage
US8586435B2 (en) * 2008-12-23 2013-11-19 Alpha And Omega Semiconductor Incorporated Fabrication of MOSFET device with reduced breakdown voltage
US9312336B2 (en) * 2008-12-23 2016-04-12 Alpha And Omega Semiconductor Incorporated MOSFET device with reduced breakdown voltage
TWI382534B (en) * 2009-05-13 2013-01-11 Anpec Electronics Corp Semiconductor device having integrated mosfet and schottky diode and manufacturing method thereof
US8148773B2 (en) * 2009-05-18 2012-04-03 Force Mos Technology Co., Ltd. Power semiconductor devices integrated with clamp diodes having separated gate metal pads to avoid breakdown voltage degradation
US20110169047A1 (en) * 2009-05-18 2011-07-14 Force Mos Technology Co., Ltd. Power semiconductor devices integrated with clamp diodes having separated gate metal pads to avoid breakdown voltage degradation
US20110006362A1 (en) * 2009-07-10 2011-01-13 Force Mos Technology Co. Ltd. Trench MOSFET with on-resistance reduction
US20110037113A1 (en) * 2009-08-17 2011-02-17 Excelliance Mos Corporation Semiconductor struture and method of forming the same
US8222678B2 (en) * 2009-08-17 2012-07-17 Excelliance Mos Corporation Semiconductor structure
US20120129328A1 (en) * 2009-10-26 2012-05-24 Alpha & Omega Semiconductor, Inc. Multiple layer barrier metal for device component formed in contact trench
US20110095361A1 (en) * 2009-10-26 2011-04-28 Alpha & Omega Semiconductor, Inc. Multiple layer barrier metal for device component formed in contact trench
US8138605B2 (en) * 2009-10-26 2012-03-20 Alpha & Omega Semiconductor, Inc. Multiple layer barrier metal for device component formed in contact trench
CN102082147A (en) * 2009-10-26 2011-06-01 万国半导体股份有限公司 Multiple layer barrier metal for device component formed in contact trench
US8580676B2 (en) * 2009-10-26 2013-11-12 Alpha And Omega Semiconductor Incorporated Multiple layer barrier metal for device component formed in contact trench
TWI475666B (en) * 2009-10-26 2015-03-01 Alpha & Omega Semiconductor Semiconductor device formed on semiconductor substrate and method thereof
CN102082097A (en) * 2009-11-09 2011-06-01 凹凸电子(武汉)有限公司 Trench metal oxide semiconductor field effect transistor, a method for fabricating same and power conversion system
US20110121387A1 (en) * 2009-11-23 2011-05-26 Francois Hebert Integrated guarded schottky diode compatible with trench-gate dmos, structure and method
CN102074501A (en) * 2009-11-23 2011-05-25 英特赛尔美国股份有限公司 Integrated guarded schottky diode compatible with trench-gate DMOS, structure and method
US8492225B2 (en) 2009-12-30 2013-07-23 Intersil Americas Inc. Integrated trench guarded schottky diode compatible with powerdie, structure and method
US20110156679A1 (en) * 2009-12-30 2011-06-30 Dev Alok Girdhar Integrated trench guarded schottky diode compatible with powerdie, structure and method
US20110156682A1 (en) * 2009-12-30 2011-06-30 Dev Alok Girdhar Voltage converter with integrated schottky device and systems including same
US20110156810A1 (en) * 2009-12-30 2011-06-30 Intersil Americas Inc. Integrated dmos and schottky
US20110278666A1 (en) * 2010-05-13 2011-11-17 Wei Liu Trench MOSFET with integrated Schottky diode in a single cell and method of manufacture
US8587061B2 (en) * 2010-06-29 2013-11-19 Alpha & Omega Semiconductor, Inc. Power MOSFET device with self-aligned integrated Schottky diode
US20120292692A1 (en) * 2010-06-29 2012-11-22 Yeeheng Lee Power MOSFET Device with Self-Aligned Integrated Schottky Diode
CN102315220A (en) * 2010-07-01 2012-01-11 力士科技股份有限公司 Semiconductor integrated circuit and manufacturing method thereof
CN102347359A (en) * 2010-07-29 2012-02-08 万国半导体股份有限公司 Power metal oxide semiconductor field effect transistor (MOSFET) device and method for manufacturing same
US20120037983A1 (en) * 2010-08-10 2012-02-16 Force Mos Technology Co., Ltd. Trench mosfet with integrated schottky rectifier in same cell
US20120175699A1 (en) * 2011-01-06 2012-07-12 Force Mos Technology Co., Ltd. Trench mosfet with super pinch-off regions and self-aligned trenched contact
CN102610742A (en) * 2011-01-21 2012-07-25 株式会社东芝 Magnetic random access memory and manufacturing method thereof
US20120286352A1 (en) * 2011-05-10 2012-11-15 Chin-Te Kuo Trench mos structure and method for making the same
US8692318B2 (en) * 2011-05-10 2014-04-08 Nanya Technology Corp. Trench MOS structure and method for making the same
US20140199816A1 (en) * 2011-05-19 2014-07-17 Anpec Electronics Corporation Method of fabricating a super junction transistor
US8790971B1 (en) * 2011-05-19 2014-07-29 Anpec Electronics Corporation Method of fabricating a super junction transistor
TWI467662B (en) * 2011-06-16 2015-01-01 Alpha & Omega Semiconductor Split-gate structure in trench-based silicon carbide power device
US8507978B2 (en) * 2011-06-16 2013-08-13 Alpha And Omega Semiconductor Incorporated Split-gate structure in trench-based silicon carbide power device
CN102832247A (en) * 2011-06-16 2012-12-19 万国半导体股份有限公司 Split-gate structure in trench-based silicon carbide power device
US20120319132A1 (en) * 2011-06-16 2012-12-20 Alpha And Omega Semiconductor Incorporated Split-gate structure in trench-based silicon carbide power device
CN103890954A (en) * 2011-10-18 2014-06-25 丰田自动车株式会社 Semiconductor device and method of producing the same
WO2013057564A1 (en) * 2011-10-18 2013-04-25 Toyota Jidosha Kabushiki Kaisha Semiconductor device and method of producing the same
US20150171192A1 (en) * 2011-11-29 2015-06-18 Alpha And Omega Semiconductor Incorporated Method of making integrated mosfet-schottky diode device with reduced source and body kelvin contact impedance and breakdown voltage
US9564516B2 (en) * 2011-11-29 2017-02-07 Alpha And Omega Semiconductor Incorporated Method of making integrated MOSFET-schottky diode device with reduced source and body kelvin contact impedance and breakdown voltage
CN103137700A (en) * 2011-11-29 2013-06-05 万国半导体股份有限公司 Integrated mosfet device and method with reduced kelvin contact impedance and breakdown voltage
US20130248992A1 (en) * 2012-03-20 2013-09-26 Balaji Padmanabhan Electronic device including a trench and a conductive structure therein having a contact within a schottky region and a process of forming the same
US8836024B2 (en) * 2012-03-20 2014-09-16 Semiconductor Components Industries, Llc Electronic device including a trench and a conductive structure therein having a contact within a Schottky region and a process of forming the same
CN103515227A (en) * 2012-06-14 2014-01-15 英飞凌科技奥地利有限公司 Method of manufacturing a semiconductor device and a semiconductor device
US9257322B2 (en) * 2012-07-04 2016-02-09 Industrial Technology Research Institute Method for manufacturing through substrate via (TSV), structure and control method of TSV capacitance
CN103579090A (en) * 2012-08-10 2014-02-12 上海华虹Nec电子有限公司 Schottky through hole manufacturing technological method
US20140213026A1 (en) * 2012-09-14 2014-07-31 Force Mos Technology Co., Ltd. Trench metal oxide semiconductor field effect transistor with embedded schottky rectifier using reduced masks process
CN104183644A (en) * 2013-05-22 2014-12-03 力士科技股份有限公司 Super-junction trench mosfets and manufacturing method of same
US20150279983A1 (en) * 2014-03-25 2015-10-01 Sanken Electric Co., Ltd. Semiconductor device
US20160315211A1 (en) * 2015-02-20 2016-10-27 University Of South Carolina OPTICALLY SWITCHED GRAPHENE/4H-SiC JUNCTION BIPOLAR TRANSISTOR
US9966491B2 (en) * 2015-02-20 2018-05-08 University Of South Carolina Optically switched graphene/4H-SiC junction bipolar transistor

Also Published As

Publication number Publication date
US8252645B2 (en) 2012-08-28
US20090305475A1 (en) 2009-12-10

Similar Documents

Publication Publication Date Title
US7928505B2 (en) Semiconductor device with vertical trench and lightly doped region
US8198154B2 (en) Method of forming bottom-drain LDMOS power MOSFET structure having a top drain strap
US7235845B2 (en) Power LDMOS transistor
DE112004002310B4 (en) Closed cell trench metal oxide semiconductor field effect transistor and method of manufacturing
US8110869B2 (en) Planar SRFET using no additional masks and layout method
US7732876B2 (en) Power transistor with trench sinker for contacting the backside
US7368785B2 (en) MOS transistor device structure combining Si-trench and field plate structures for high voltage device
US6284604B1 (en) Method for producing a field-effect-controllable, vertical semiconductor component
US20070120194A1 (en) Semiconductor device and a method of manufacturing the same
JP2008546189A (en) Trench gate field effect transistor and method of manufacturing the same
US20070034942A1 (en) Power LDMOS transistor
JP5081358B2 (en) Double diffusion metal oxide semiconductor transistor having trench gate electrode and method for manufacturing the same
JP2010505270A (en) Power MOSFET with recessed field plate
US7923804B2 (en) Edge termination with improved breakdown voltage
CN1163973C (en) Trench DMOS device and manufacturing method thereof
CN102097323B (en) Method of forming an insulated gate field effect transistor device having a shield electrode structure
TWI469348B (en) Semiconductor power devices manufactured with self-aligned processes and more reliable electrical contacts
US7566931B2 (en) Monolithically-integrated buck converter
US8053834B2 (en) Inverted-trench grounded-source FET structure using conductive substrates, with highly doped substrates
US9450091B2 (en) Semiconductor device with enhanced mobility and method
TWI390731B (en) Inverted-trench grounded-source fet structure with trenched source body short electrode and method of manufacturing the same
US9214545B2 (en) Dual gate oxide trench MOSFET with channel stop trench
TWI409950B (en) Self-aligned trench mosfet and method of manufacture
US7750398B2 (en) Trench MOSFET with trench termination and manufacture thereof
US8878292B2 (en) Self-aligned slotted accumulation-mode field effect transistor (AccuFET) structure and method

Legal Events

Date Code Title Description
AS Assignment

Owner name: FORCE-MOS TECHNOLOGY CORPORATION, CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSHIEH, FWU-IUAN;REEL/FRAME:019207/0652

Effective date: 20070329

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION