US20080178608A1 - Plasma processing apparatus and plasma processing method - Google Patents

Plasma processing apparatus and plasma processing method Download PDF

Info

Publication number
US20080178608A1
US20080178608A1 US11/676,593 US67659307A US2008178608A1 US 20080178608 A1 US20080178608 A1 US 20080178608A1 US 67659307 A US67659307 A US 67659307A US 2008178608 A1 US2008178608 A1 US 2008178608A1
Authority
US
United States
Prior art keywords
refrigerant
channel
sample stage
channel structure
plasma processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/676,593
Inventor
Takumi Tandou
Kenetsu Yokogawa
Masaru Izawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of US20080178608A1 publication Critical patent/US20080178608A1/en
Priority to US13/091,770 priority Critical patent/US8955579B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F25REFRIGERATION OR COOLING; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS; MANUFACTURE OR STORAGE OF ICE; LIQUEFACTION SOLIDIFICATION OF GASES
    • F25BREFRIGERATION MACHINES, PLANTS OR SYSTEMS; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS
    • F25B39/00Evaporators; Condensers
    • F25B39/02Evaporators
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67109Apparatus for thermal treatment mainly by convection
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F28HEAT EXCHANGE IN GENERAL
    • F28FDETAILS OF HEAT-EXCHANGE AND HEAT-TRANSFER APPARATUS, OF GENERAL APPLICATION
    • F28F2210/00Heat exchange conduits
    • F28F2210/02Heat exchange conduits with particular branching, e.g. fractal conduit arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/20Positioning, supporting, modifying or maintaining the physical state of objects being observed or treated
    • H01J2237/2001Maintaining constant desired temperature

Definitions

  • the present invention relates to a plasma processing apparatus and a plasma processing method in which a microfabrication process is performed on a sample such as a wafer in a semiconductor manufacturing process, and particularly to a temperature control apparatus and a temperature control method for an electrode portion by which a semiconductor wafer is held and fixed.
  • an electrostatic absorption electrode hereinbelow, referred to as an electrode
  • a heat transfer medium For a conventional electrode, channels for a refrigerant are formed inside the electrode, and a liquid refrigerant is allowed to flow inside the channels so as to control the temperature of an electrode surface.
  • the liquid refrigerant is supplied to refrigerant channels inside the electrode after being adjusted to a target temperature by a cooling apparatus or a heating apparatus inside a refrigerant supply apparatus.
  • Such a refrigerant supply apparatus has a structure in which the liquid refrigerant is once stored in a tank and is fed after adjusting its temperature, and is effective in keeping the surface temperature of the wafer constant because the liquid refrigerant itself exhibits a large heat capacity.
  • the liquid refrigerant is poor in temperature response, low in heat exchange efficiency, and the temperature thereof is difficult to control at high speed. Therefore, the refrigerant supply apparatus becomes larger in size along with a recent high-heat-input, and it has been difficult to optimally control the temperature of the wafer surface in accordance with the progression of etching.
  • a direct-expansion-system refrigerant supply apparatus (hereinbelow, referred to as a direct-expansion-system refrigeration cycle) in Japanese Patent Application Laid-Open No. 2005-89864 in which a compressor for allowing the pressure of a refrigerant to be higher with a refrigerant circulation system, a condenser for condensing the high-pressured refrigerant, and an expansion valve for expanding the refrigerant are installed in an electrode, and the refrigerant is evaporated inside refrigerant channels of the electrode for cooling.
  • the direct-expansion-system refrigeration cycle since latent heat generated by refrigerant evaporation is utilized, the cooling efficiency is high, and further it is possible to control the evaporation temperature of the refrigerant by pressure at high speed. For the reason as described above, by employing the direct-expansion-system refrigeration cycle as a refrigerant supply apparatus for an electrode, the temperature of the semiconductor wafer at the time of a high heat input etching process can be controlled with high efficiency and at high speed.
  • the direct-expansion-system refrigeration cycle performs cooling by using latent heat generated when the refrigerant evaporates from a liquid state to a gaseous state, and the evaporation temperature of the refrigerant can be controlled by pressure.
  • the refrigerant channels of the electrode if the refrigerant pressure is constant, the evaporation temperature is constant. However, the refrigerant flows while being evaporated by absorbing heat in the channels, and thus a heat transfer coefficient is changed along with the phase change.
  • the heat transfer coefficient becomes nonuniform in the refrigerant channels, and thus it is difficult to uniformly control the surface temperature of the electrode, and further the in-plane temperature of the wafer. For that reason, when the direct-expansion-system refrigeration cycle is employed as a cooling mechanism for an electrode, the uniform control of in-plane temperature distribution is a technical challenge.
  • Japanese Patent Application Laid-Open No. 2005-89864 proposes a method in which by using a heat diffusion plate for an electrode surface on which the wafer is placed, the nonuniform heat transfer of the refrigerant is corrected so that the in-plane temperature of the wafer is made uniform.
  • the direct-expansion-system refrigeration cycle is employed as a cooling mechanism for an electrode, the in-plane temperature of the wafer can be uniformly controlled with high cooling efficiency.
  • the temperature of the wafer is controlled at high speed hereafter, it is necessary to reduce the heat capacity of the electrode. Even if the evaporation temperature of the refrigerant can be varied at high speed, the large heat capacity results in lowering of the speed of the temperature control for the wafer.
  • An object of the present invention is to provide a plasma processing apparatus and a plasma processing method in which the in-plane temperature of a sample to be processed can be uniformly controlled with high cooling efficiency, and at the same time, the heat capacity of en electrode can be reduced.
  • Another object of the present invention is to provide a plasma processing apparatus and a plasma processing method in which by restraining a heat transfer coefficients of a refrigerant in the in-plane of an electrode of a sample stage, the in-plane temperature of a sample to be processed can be uniformly controlled with high efficiency and at high speed.
  • Still another object of the present invention is to provide a plasma processing apparatus and a plasma processing method in which by controlling a heat transfer coefficients of a refrigerant in the in-plane of an electrode of a sample stage, the in-plane temperature distribution of a sample to be processed can be arbitrarily controlled.
  • a plasma processing apparatus which converts a process gas introduced inside a vacuum processing chamber into plasma and which performs surface processing, by using the plasma, on a sample that is placed on an electrostatic absorption electrode of a sample stage
  • the apparatus comprising: a refrigerant channel structure which is provided in the sample stage under the electrostatic absorption electrode, wherein the refrigerant channel structure configures an evaporator of a refrigeration cycle; and a refrigerant supply port and a refrigerant outlet port which supplies and evacuates a refrigerant for cooling to/from the refrigerant channel structure, wherein the refrigerant channel structure of the sample stage is formed between the refrigerant supply port and the refrigerant outlet port and have at least three channel areas that are sequentially connected to each other from the side of the refrigerant supply port to the side of the refrigerant outlet port, and the cross section of the middle channel area among at least three channel areas is larger than those of the other channel
  • irregularities are formed on inner walls of at least three channel areas in the refrigerant channel structure, and the heights of the irregularities of the middle channel area among at least three channel areas are lower than those of the other channel areas.
  • a plasma processing apparatus which converts a material gas that is introduced inside a vacuum vessel having a vacuum evacuation means by a gas introduction means, into plasma and which performs surface processing, by using the plasma, on a sample to be processed, further comprising a sample stage on which the sample is placed is a sample stage, a refrigeration cycle including a compressor, a condenser and an expansion valve is configured with the sample stage as an evaporator, a means which supplies and evacuates a refrigerant for cooling to/from the sample stage is provided, and the in-plane temperature distribution of the sample to be processed is arbitrarily controlled by adjusting the dry degree of the refrigerant that flows in the sample stage.
  • the cross sections of refrigerant channel structure in a sample stage is changed in accordance with changes of a heat transfer coefficient accompanied by phase change of a refrigerant, and accordingly it is possible to uniformly maintain the in-plane temperature of the electrode by controlling the flow rate of the refrigerant and by reducing the non-uniformity of the heat transfer coefficient in the channels. Further, it is possible to arbitrarily control the in-plane temperature distribution of a wafer on the electrode by controlling the dry degree, flow volume and pressure of the refrigerant that flows inside the refrigerant channel structure of the electrode.
  • the present invention can provide a temperature adjusting unit for an electrode by which the in-plane temperature of a wafer at the time of etching with a high heat input caused by applying high wafer bias electric power can be uniformly controlled with high efficiency and at high speed.
  • FIG. 1 is a schematic diagram showing the whole system configuration of a plasma processing apparatus according to the present invention
  • FIG. 2 is a schematic diagram showing a first embodiment of a channel configuration of a refrigerant channel structure in a sample stage according to the present invention
  • FIG. 3A is a graph showing a typical characteristic of a refrigerant in a refrigeration cycle employed in the present invention
  • FIG. 3B is an explanation diagram showing a typical characteristic of the evaporation temperature of the refrigerant
  • FIG. 4A is an explanation diagram showing a typical characteristic of a heat transfer coefficient of the refrigerant
  • FIG. 4B is an explanation diagram showing a characteristic of the heat transfer coefficient of the refrigerant in the first embodiment according to the present invention.
  • FIG. 5 is a schematic diagram showing a second example of the channel configuration in the sample stage according to the present invention.
  • FIG. 6 is a schematic diagram showing a third example of the channel configuration in the sample stage according to the present invention.
  • FIG. 7 is a schematic diagram showing a fourth example of the channel configuration in the sample stage according to the present invention.
  • FIG. 8 is a schematic diagram showing a fifth example of the channel configuration in the sample stage according to the present invention.
  • FIG. 9 is an explanation diagram showing another example of in-plane temperature control according to the present invention.
  • FIG. 10 is a schematic diagram showing another embodiment of a plasma processing apparatus according to the present invention.
  • FIG. 11 is a schematic diagram showing a sixth example of the channel configuration in the sample stage according to the present invention.
  • FIG. 12 is a schematic diagram showing a seventh example of the channel configuration in the sample stage according to the present invention.
  • FIGS. 1 to 4 A first embodiment of the present invention will be described with reference to FIGS. 1 to 4 .
  • FIG. 1 is a schematic diagram showing the whole system configuration of a plasma processing apparatus that is an embodiment of the present invention.
  • the plasma processing apparatus includes a processing chamber 100 arranged in a vacuum vessel, and a sample stage 1 having an electrostatic absorption electrode is arranged inside the processing chamber 100 .
  • the processing chamber 100 is connected to a vacuum evacuation apparatus 20 such as a vacuum pump for evacuating the inside of the processing chamber 100 for pressure reduction.
  • An electrode plate 15 is provided on an upper portion of the processing chamber 100 , and an antenna power source 21 is connected to the electrode plate 15 .
  • a gas introduction means such as a shower plate (not shown) for supplying a process gas is provided on an upper portion of the processing chamber 100 .
  • the sample stage 1 includes a base material portion 1 A and a lower electrode (electrostatic absorption electrode) 1 B.
  • a refrigerant channel structure 2 in which a refrigerant circulates.
  • the lower electrode 1 B is provided with a dielectric film for electrostatic absorption, and an upper surface of the electrode is configured as a sample placement surface on which a substrate (wafer) W to be processed is placed.
  • He gas 12 for heat transfer is supplied from a heat transfer gas supply system 11 to a micro clearance formed between an upper surface of the sample placement surface of the sample stage 1 and a back surface of the wafer.
  • a bias power source 22 and a DC power source (not shown) for electrostatic absorption are connected to the sample stage 1 .
  • the refrigerant channel structure 2 provided in the base material portion 1 A of the sample stage 1 is connected to a refrigerant supply port 3 and a refrigerant outlet port 4 .
  • the refrigerant channel structure 2 configure a refrigeration cycle, together with a compressor 7 , a condenser 8 , an expansion valve 9 .
  • the refrigerant channel structure 2 provided in the sample stage 1 configures an evaporator of a direct-expansion-system refrigeration cycle. That is, latent heat (heat of evaporation) generated when the refrigerant evaporates in the refrigerant channel structure 2 of the sample stage 1 allows the sample stage 1 in contact with the refrigerant to be cooled.
  • the refrigerant channel structure 2 achieves the function of an evaporator of a refrigeration cycle.
  • a dry degree adjusting means (a first refrigerant evaporator) 10 is installed between the refrigerant channel structure 2 (a second refrigerant evaporator) 2 in the sample stage 1 and the expansion valve 9 to adjust the dry degree of the refrigerant supplied to the refrigerant channel structure 2 .
  • a refrigerant for example, R410 (hydrofluorocarbon) is used.
  • the reference numeral 6 denotes temperature sensors provided at plural locations while being closer to the sample placement surface.
  • the reference numeral 101 denotes a temperature control system, which controls the compressor 7 and the expansion valve 9 in response to an output from the temperature sensor 6 and thus controls the temperature of the substrate (wafer) W to be processed on the sample placement surface to reach a target value.
  • the temperature of the wafer W is changed depending on a process condition such as plasma etching, that is, a heat input condition from plasma to the wafer W.
  • the flow volume of the refrigerant that flows in the refrigerant channel structure 2 , a refrigerant pressure (refrigerant evaporation temperature) and the like are controlled based on a temperature detected by the temperature sensor 6 , so that the temperature of the wafer W is controlled to be kept at a target value.
  • the refrigerant channel structure 2 configuring an evaporator has at least three channel areas between the refrigerant supply port 3 and the refrigerant outlet port 4 , and are configured in such a manner that the cross section of the middle channel area among these channel areas is larger than those of the other channel areas.
  • FIG. 2 shows a cross section taken along the line A-A in FIG. 1 .
  • the refrigerant channel structure 2 having three channel areas in a concentric circular shape is formed at a position with the same height as the base material portion 1 A.
  • the refrigerant channel structure 2 includes a first circular channel 2 - 1 located outer region that is connected to the refrigerant supply port 3 and is branched into the left and right directions, a second circular channel 2 - 2 located middle region that is branched into the left and right directions through a first linkage channel 2 B- 1 , and a third circular channel 2 - 3 located inner region that is branched into the left and right directions through a second linkage channel 2 B- 2 .
  • the third channel 2 - 3 is connected to the refrigerant outlet port 4 .
  • the refrigerant flows inside the refrigerant channel structure 2 from the refrigerant supply port 3 in a liquid state, cools the sample stage 1 with evaporation latent heat, and flows out of the refrigerant outlet port 4 in a gaseous state.
  • a heat transfer coefficient ⁇ of a refrigerant is largely changed from the refrigerant supply port 3 towards the refrigerant outlet port 4 . Therefore, in order to make the heat transfer coefficients of the refrigerant constant in the channel structure 2 , the cross sections of three regions of the channel structure 2 are structured so as to be increased from the first channel 2 - 1 towards the second channel 2 - 2 .
  • the flow rate of the refrigerant is lowered at a dry degree area where the heat transfer coefficient of the refrigerant increases, so that the heat transfer coefficient of the refrigerant is prevented from increasing.
  • the cross sections of the plural regions of the refrigerant channel structure 2 are structured so as to be reduced from the second channel 2 - 2 towards the third channel 2 - 3 , and accordingly the heat transfer coefficient of the refrigerant is prevented from decreasing.
  • FIGS. 3A , 3 B, 4 A, and 4 B there will be described a relation between the cross sections of the plural regions of the refrigerant channel structure that is a feature of the present invention, and a refrigerant dry degree (X) and a heat transfer coefficients, by using FIGS. 3A , 3 B, 4 A, and 4 B.
  • FIG. 3A is a graph showing a typical characteristic of a refrigerant in the refrigeration cycle employed in the first embodiment.
  • the first embodiment is configured in such a manner that latent heat (heat of evaporation) generated when the refrigerant evaporates in the refrigerant channel structure 2 inside the sample stage 1 allows the sample stage 1 in contact with the refrigerant to be cooled.
  • the temperature TE of the refrigerant basically becomes higher as the pressure P of the refrigerant is increased, as shown in FIG. 3B .
  • the dry degree X of the refrigerant between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 is controlled so as to control the sample placement surface of the sample stage at a predetermined temperature.
  • FIG. 4A shows a characteristic of the refrigerant heat transfer coefficient in the direct-expansion-system refrigeration cycle.
  • cooling is performed using latent heat generated when the refrigerant evaporates into a gaseous state from a liquid state, and the evaporation temperature of the refrigerant can be controlled by pressure.
  • the heat transfer coefficients is accordingly changed as shown in FIG. 4A .
  • the graph of “channel cross sections are constant” represented by the dotted line in FIG. 4A shows a relation between the dry degree X and the heat transfer coefficients in a conventional, typical channel configuration, that is, in the case where the channel cross sections are constant between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 .
  • the heat transfer mode of the refrigerant is changed from forced-convection evaporation to dry out in a process of the phase change from a liquid state to a gaseous state.
  • the forced-convection evaporation starts from an initial stage of refrigerant evaporation, and then the heat transfer coefficients increases along with the increase of the dry degree X.
  • the dry degree X of the refrigerant becomes constant, the dry out (disappearance of liquid films) occurs to lower the heat transfer coefficients.
  • the heat transfer coefficients of the refrigerant is largely changed depending on the dry degree X of the refrigerant in the direct-expansion-system refrigeration cycle. Therefore, in the case where the direct-expansion-system refrigeration cycle is employed as a cooling mechanism for wafers, the control of in-plane temperature distribution of the wafer to be processed is a technical challenge.
  • the maximum value of the heat transfer coefficient reaches approximately 4200W/m 2 K (at a dry degree of approximately 0.5), and is lowered down to approximately 500W/m 2 K (at a dry degree of approximately 0.99) immediately before completion of the evaporation.
  • the channel cross sections between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 provided in the base material portion 1 A are changed in such a manner that the cross section of the middle channel area is changed to be larger than those of the other preceding and succeeding channel areas in accordance with the changes of the heat transfer coefficients accompanied by the phase change of the refrigerant.
  • the present invention is characterized in that the channel cross sections are changed in accordance with the dry degree of the refrigerant between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 based on a characteristic that gives a relation between the dry degree and the heat transfer coefficients of the refrigerant, so that the heat transfer coefficients of the refrigerant in the sample stage 1 becomes a desired one in the in-plane corresponding to the sample placement surface.
  • a characteristic of the heat transfer coefficient ⁇ in the whole in-plane corresponding to the sample placement surface of the sample stage 1 that is, between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 can be made flat.
  • the heat transfer coefficients of the refrigerant can be constant as shown by the solid line in FIG. 4B irrespective of the value of the dry degree X of the refrigerant in an ideal condition (namely, the channel cross sections are optimized) in which the channel cross sections of the refrigerant channel structure are changed in a continuous manner so that one of the channel cross sections of the refrigerant channel structure 2 becomes maximum at a point where the heat transfer coefficients of the refrigerant becomes maximum.
  • the heat transfer coefficients of the refrigerant is changed in accordance with the value of the dry degree X of the refrigerant as shown by the dotted line in FIG. 4B .
  • the amount of changes is one-half or less compared to the case in which the channel cross sections are constant.
  • the heat transfer coefficient of the refrigerant can be made uniform in the refrigerant channel structure 2 .
  • the heat transfer coefficient of the refrigerant is made substantially constant in the refrigerant channel structure 2 irrespective of the value of the dry degree of the refrigerant.
  • the cross section A 3 of the third channel ⁇ the cross section A 1 of the first channel ⁇ the cross section A 2 of the second channel is advantageous.
  • two linkage channels 2 B ( 2 B- 1 , 2 B- 2 ) for connecting between the respective channels are necessary in the refrigerant channel structure 2 .
  • the linkage channels 2 B are arranged at opposed positions across the center of the lower electrode 1 B in consideration of even influx of the refrigerant inside the refrigerant channel structure 2 .
  • the cross section of the linkage channel 2 B- 1 is the same as, or larger than the cross section A 2 of the first channel 2 - 1 . Furthermore, it is desirable that the cross section of the linkage channel 2 B- 2 is the same as, or larger than the cross section A 3 of the third channel 2 - 3 .
  • the wafer W is carried in the processing chamber 100 by a wafer transferring apparatus from a cassette (not shown), placed on the sample placement surface of the sample stage 1 , and fixed by electrostatic absorption. Then, a process gas necessary for etching the wafer W is supplied via a gas line (not shown), and the processing chamber 100 is adjusted to a predetermined processing pressure by the vacuum evacuation apparatus 20 . Next, plasma is generated by power source supply from the antenna power source 21 and the bias power source 22 and by the act of a magnetic field forming means (not shown), and an etching process using the plasma is started.
  • a wafer temperature during the process is feedback-controlled by the temperature control system 101 while monitoring temperature information from the temperature sensors 6 , and the compressor 7 and the expansion valve 9 are adjusted so as to adjust the flow volume and evaporation temperature of the refrigerant.
  • the refrigerant channel structure 2 in the sample stage 1 has a structure in which the channel cross sections are changed in accordance with the changes of the heat transfer coefficient of the refrigerant as shown in FIG. 2 , the in-plane distribution of cooling capability caused by the phase change of the refrigerant is reduced and the in-plane temperature of the sample placement surface of the sample stage 1 can be uniformly controlled at high speed.
  • the refrigerant channel structure 2 is diversified.
  • FIG. 5 an example in which the refrigerant channel structure is diversified (changed in five steps) is shown in FIG. 5 .
  • the refrigerant channel structure 2 includes five channel portions; a first channel 2 - 1 that is connected to the refrigerant supply port 3 and is branched into the left and right directions, a second channel 2 - 2 that is branched into the left and right directions through a first linkage channel 2 B- 1 , a third channel 2 - 3 that is branched into the left and right directions through a second linkage channel 2 B- 2 , a fourth channel 2 - 4 that is branched into the left and right directions through a third linkage channel 2 B- 3 , and a fifth channel 2 - 5 that is branched into the left and right directions through a fourth linkage channel 2 B- 4 , and the fifth channel 2 - 5 is connected to the refrigerant outlet port 4 .
  • the placement positions of the refrigerant supply port 3 and the refrigerant outlet port 4 may be opposite.
  • the relation between the cross sections A (A 1 , A 2 , A 3 ) of the first channel 2 - 1 and that of the third channel 2 - 3 needs to be opposite, and the relation between the cross section of the linkage channel 2 B- 1 and that of the linkage channel 2 B- 2 needs to be also opposite.
  • FIG. 6 An example of another refrigerant channel structure 2 whose cross sections is changed in multiple steps through the refrigerant channel structure.
  • the refrigerant channel structure 2 is structured in such a manner that the cross sections are enlarged/reduced in the respective channels ( 2 - 1 , 2 - 2 , 2 - 3 ) in multiple steps.
  • the cross section is changed in two steps of 2 - 1 - 1 and 2 - 1 - 2 in the channel ( 2 - 1 ), 2 - 2 - 1 and 2 - 2 - 2 in the channel ( 2 - 2 ), and 2 - 3 - 1 and 2 - 3 - 2 in the channel ( 2 - 3 ).
  • the cross sections of the refrigerant channel structure may be configured to be continuously changed in the respective channels.
  • the changes of the heat transfer coefficients of the refrigerant in each channel can be controlled, and a characteristic similar to the flat (optimized) characteristic shown by the solid line in FIG. 4B can be obtained, thus reducing a temperature difference of the wafer in the circumferential direction.
  • FIG. 7 there will be shown an example in FIG. 7 in which the cross sections of the refrigerant channel structure 2 are enlarged/reduced by the number of channels.
  • two channels 2 - 1 that are branched through the refrigerant supply port 3 are increased to four channels 2 - 2 through the linkage channels 2 B- 1 and 2 B- 2 at the dry degree area where the heat transfer coefficients of the refrigerant becomes maximum.
  • the cross sections of the refrigerant channel structure are increased, these four channels are converged to two channels 2 - 3 through the linkage channels 2 B- 3 , and then the two refrigerant channels are connected to the refrigerant outlet port 4 .
  • the heat transfer coefficients of the refrigerant at the dry degree area where the heat transfer coefficients of the refrigerant becomes maximum is prevented from increasing and the heat transfer coefficient of the refrigerant is made substantially constant in the refrigerant channel structure 2 , so that the in-plane temperature of the wafer on the sample stage 1 can be uniformly controlled.
  • FIG. 8 there will be shown another embodiment in FIG. 8 in which the heat transfer coefficient in the channels is controlled by the shapes of inner walls of the refrigerant channel structure 2 .
  • the provision of an irregularity shape in the inner walls of the refrigerant channel structure 2 improves the agitation (convection) of the refrigerant and a heat transfer area, and thus the heat transfer coefficients is increased.
  • the irregularities of the inner walls in the refrigerant channel structure 2 are lowered (may not be provided) at the dry degree area ( 2 - 2 in FIG. 8 ) where the heat transfer coefficient of the refrigerant is high so as to prevent the heat transfer coefficient from increasing, and the irregularities are heightened at the dry degree area ( 2 - 1 and 2 - 3 in FIG.
  • the heat transfer coefficient of the refrigerant is low so as to increase the heat transfer coefficient.
  • the heat transfer coefficients can be kept constant in the refrigerant channel structure 2 .
  • the ratio of the heights of the irregularities to the width (diameter) of the refrigerant channel is 2% or more, the improvement of the heat transfer coefficient can be realized.
  • Excessively-high irregularities involve a problem of pressure loss, so that it is desirable that the ratio of the heights of the irregularities to the width (diameter) of the refrigerant channel is 2 to 10%.
  • the heat transfer coefficient can be improved while suppressing the pressure loss.
  • the heat transfer coefficient ⁇ of the refrigerant becomes maximum at a dry degree of approximately 0.5.
  • the dry degree X at which the heat transfer coefficient becomes maximum is changed depending on the type of the refrigerant to be used, the inner wall shapes of the refrigerant channel structure, or the flow volume of the refrigerant.
  • the position where the channel cross section A of the refrigerant in FIGS. 2 to 6 of the present invention is enlarged to the maximum degree is adjusted to the dry degree area where the maximum heat transfer coefficients of the refrigerant occurs. It is conceivable that where the heat transfer coefficient of the refrigerant becomes maximum is within a range of 0.5 to 0.9 of the dry degree as described above. Therefore, the position where the channel cross section of the refrigerant is enlarged to the maximum degree is present at a position (a position in the latter part) of one-half or more of the total channel length.
  • FIG. 9 there will be shown an example in FIG. 9 in which the in-plane temperature of the wafer is controlled by utilizing the changes of the heat transfer coefficient in the direct-expansion-system refrigeration cycle.
  • a refrigerant amount Q corresponding to a heat input to the wafer is supplied to the refrigerant channel structure in the sample stage.
  • the refrigerant is evacuated from the sample stage without being completely evaporated, and thus the distribution of the heat transfer coefficient in the refrigerant channel structure is represented as the area ( 2 ).
  • the refrigerant is evacuated from the sample stage at a dry degree of approximately 0.5. Accordingly, the distribution of the heat transfer coefficient in the refrigerant channel structure changed from the area ( 1 ) to the area ( 2 ), and the heat transfer coefficients of the refrigerant in the latter part of the refrigerant channel structure is increased.
  • the use of the function enables the control of in-plane temperature distribution of the wafer.
  • a refrigerant vaporization means (a first refrigerant evaporator) 10 such as a heater is installed in the refrigeration cycle in front of the refrigerant channel structure (a second refrigerant evaporator) 2 in the sample stage so as to control the dry degree X. It is advantageous that the whole increase of the heat transfer coefficient of the refrigerant caused by increasing the flow volume of the refrigerant is handled by increasing the pressure (the refrigerant evaporation temperature) of the refrigerant and by suppressing the cooling capability.
  • the in-plane temperature distribution of the wafer may be uniformed by such the following method.
  • the refrigerant passes through the refrigerant channel structure 2 without being completely evaporated, the refrigerant that remains in a liquid state flows in the compressor as it is, which possibly results in damage of the compressor.
  • a carburetor by which the refrigerant is completely evaporated in the channel immediately before the compressor.
  • a suction tank can be given as an example of the carburetor.
  • heater layers 13 are provided in a dielectric film of the lower electrode (electrostatic absorption electrode) 1 B, in addition to the configuration of the embodiment in FIG. 1 .
  • the heater layers 13 are separately formed in three areas, for example, in the center portion of the lower electrode 1 B in a disk shape, in the outer circumferential portion of a ring shape, and in the middle portion located between these two portions.
  • the temperature of the wafer W is changed depending on a processing condition such as plasma etch, that is, a condition of a heat input to the wafer X from plasma, output of each heater area, and a cooling condition by a refrigerant in the refrigerant channel structure 2 .
  • a processing condition such as plasma etch
  • Each temperature sensor is provided in three areas of the heater layers 13 , and together with the flow volume of the refrigerant that flows in the channels 2 of the refrigeration cycle, electric power supplied from a heater power source 14 to the respective heater areas is controlled by the temperature control system 101 .
  • the wafer W is carried in the processing chamber 100 , and placed and fixed on the sample stage 1 .
  • a process gas is supplied, and the processing chamber 100 is adjusted to a predetermined processing pressure.
  • plasma is generated by power source supply from the antenna power source 21 and the bias power source 22 and by the act of the magnetic field forming means (not shown), and an etching process using the plasma is performed.
  • a wafer temperature during the process is feedback-controlled by the temperature control system 101 while monitoring temperature information from the temperature sensors 6 . Further, a wafer temperature is controlled by adjusting the compressor 7 , the expansion valve 9 and the heater power source 14 and by adjusting the flow volume of the refrigerant, the evaporation temperature, the thermal dose in each area of the heater layers 13 .
  • the refrigerant channel structure 2 in the sample stage 1 has a structure in which the channel cross sections are changed in accordance with changes of the heat transfer coefficient of the refrigerant, the in-plane distribution of cooling capability caused by the phase change of the refrigerant is reduced and the in-plane temperature of the sample can be uniformly controlled at high speed.
  • the in-plane temperature distribution of the wafer can be arbitrarily controlled.
  • the refrigerant is excessively (more than the amount of a heat input) supplied to the refrigerant channel structure 2 by the compressor 7 .
  • the refrigerant amount may be controlled on the insufficient side in consideration of the upper limit of the temperature rise of the wafer W.
  • a dry degree adjusting means (a first refrigerant evaporator) 10 is installed between the sample stage 1 and the expansion valve 9 to adjust the dry degree of the refrigerant supplied to the refrigerant channel structure 2 (a second refrigerant evaporator) 2 in the sample stage 1 .
  • the etching is completed through such processes, and the supplying of the electric power, magnetic fields, and process gas is stopped.
  • the present invention is effective even if the plasma generating means employs any one of the following methods: a method in which high frequency electric power that is different from that applied to the wafer W is applied to the electrode arranged opposed to the wafer W; an inductive coupling method; an interaction method between magnetic fields and high frequency electric power; and a method in which high frequency electric power is applied to the sample stage 1 .
  • a thin film on which plasma processing is performed is a single film that is mainly composed of any kind selected from SiO 2 , Si 3 N 4 , SiOC, SiOCH, and SiC, or a multilayer film that is composed of the film kinds of two or more.
  • the refrigerant channel structure 2 configuring the evaporator, there will be shown an example in FIG. 11 in which the refrigerant channel is a single, continuous channel and the cross section in the channel is enlarged and reduced.
  • the refrigerant channel structure 2 includes a first channel 2 - 1 ( 2 - 1 - 1 , 2 - 1 - 2 ) which is connected to the refrigerant supply port 3 and whose cross section is enlarged in two steps, a second channel 2 - 2 whose cross section is enlarged compared to the first channel, and the third channel 2 - 3 whose cross section is reduced compared to the second channel, and the third channel 2 - 3 is connected to the refrigerant outlet port 4 .
  • the refrigerant channel structure 2 is a single channel, continuous channel, a risk that the refrigerant is not uniformly branched at the branch portion for the refrigerant to generate a difference in in-plane temperature can be reduced. Since latent heat generated by refrigerant evaporation is utilized in the direct-expansion-system refrigeration cycle, the cooling capability per unit flow volume is high and the flow volume of the refrigerant is small compared to a conventional liquid refrigerant method and the like. Therefore, in the case where the branch portion for the refrigerant is provided in the refrigerant channel structure 2 , it is advantageous that the number of branches is suppressed to 2 to 4 for one channel. For the larger number of branches, it is desirable to install a distributor for refrigerant.
  • the refrigerant channel structure 2 configuring the evaporator there will be shown an example in FIG. 12 in which the refrigerant channel structure has two refrigerant channel units ( 210 , 220 ) each of which is a single channel, continuous channel, the cross section in the channel is enlarged and reduced, and the channel is provided in a diversified manner.
  • Each of the refrigerant channel units includes first channels 2 - 1 , 2 - 1 ′ which are connected to two refrigerant supply ports 3 , 3 ′, second channels 2 - 2 , 2 - 2 ′ whose cross sections are enlarged, and third channels 2 - 3 , 2 - 3 ′ whose cross sections are reduced, and two third channels are connected to two refrigerant outlet ports 4 , 4 ′.
  • refrigerant supply ports 3 , 3 ′ are connected to a common inlet passage (not shown) connected to an expansion valve (or a refrigerant vaporization means) and refrigerant outlet ports 4 and 4 ′ are connected to a common exit passage (not shown) connected to a compressor of the refrigeration cycle, respectively.
  • each of the refrigerant channel units ( 210 , 220 ) is structured in an independent manner, it is also possible to arbitrarily control the in-plane temperature distribution of the wafer on the sample stage 1 by separately controlling the pressure (refrigerant evaporation temperature) of the refrigerant in each channel.
  • FIG. 12 shows a refrigerant channel structure 2 comprising two refrigerant channel units
  • the independent refrigerant channel units are further diversified, for example, a surface corresponding to the sample placement surface of the sample stage 1 is divided into three or four, and the cross section of the single, continuous refrigerant channel unit is changed in mid-course in each divided in-plane as the respective above-described embodiments, the in-plane temperature distribution of the wafer may be precisely controlled.
  • the temperature adjusting unit in the plasma processing apparatus proposed in the present invention is not limited to the above-described embodiments, but can be applied to an apparatus that requires the high-speed, uniform in-plane temperature control of the wafer to be processed, such as an ashing apparatus, a sputtering apparatus, an ion implantation apparatus, a resist applying apparatus, and a plasma CVD apparatus.

Abstract

There is provided a means for uniformly controlling the in-plane temperature of a semiconductor wafer at high speed in a high heat input etching process. A refrigerant channel structure in a circular shape is formed in a sample stage. Due to a fact that a heat transfer coefficient of a refrigerant is largely changed from a refrigerant supply port to a refrigerant outlet port, the cross sections of the channel structure is structured so as to be increased from a first channel areas towards a second channel areas in order to make the heat transfer coefficient of the refrigerant constant in the refrigerant channel structure. Thereby, the heat transfer coefficient of the refrigerant is prevented from increasing by reducing the flow rate of the refrigerant at a dry degree area where the heat transfer coefficient of the refrigerant is increased. Further, the cross section of the channel structure is structured so as to be reduced from the second channel areas towards a third channel areas, and thereby the heat transfer coefficient of the refrigerant is prevented from decreasing. Accordingly, the heat transfer coefficient of the refrigerant can be uniformed in the channel structure.

Description

    CLAIM OF PRIORITY
  • The present invention application claims priority from Japanese application JP2007-16881 filed on Jan. 26, 2007, the content of which is hereby incorporated by reference into this application.
  • FIELD OF THE INVENTION
  • The present invention relates to a plasma processing apparatus and a plasma processing method in which a microfabrication process is performed on a sample such as a wafer in a semiconductor manufacturing process, and particularly to a temperature control apparatus and a temperature control method for an electrode portion by which a semiconductor wafer is held and fixed.
  • BACKGROUND OF THE INVENTION
  • Along with microfabrication of a semiconductor device, processing accuracy required for an etching process of a sample has been increasingly strict. In order to perform a high accuracy process on a micropattern of a wafer surface with a plasma processing apparatus, it is important to control the temperature of the wafer surface during an etching process. However, due to the demand for a larger area of a wafer and the improvement of an etching rate, high frequency electric power applied to the plasma processing apparatus tends to be increased, and large electric power in kilowatt-order has been beginning to be applied, in particular, for etching of an insulating film. The applying of large electric power increases ion impact energy to the wafer surface, which involves a problem of an excessive rise of the temperature of the wafer during an etching process. Further, due to the demand for further improvement of shape accuracy, a means capable of controlling the temperature of the wafer at high speed and with accuracy during the process has been demanded.
  • In order to control the surface temperature of the wafer in a plasma processing apparatus, it is necessary to control the surface temperature of an electrostatic absorption electrode (hereinbelow, referred to as an electrode) which comes in contact with the back surface of the wafer through a heat transfer medium. For a conventional electrode, channels for a refrigerant are formed inside the electrode, and a liquid refrigerant is allowed to flow inside the channels so as to control the temperature of an electrode surface. The liquid refrigerant is supplied to refrigerant channels inside the electrode after being adjusted to a target temperature by a cooling apparatus or a heating apparatus inside a refrigerant supply apparatus. Such a refrigerant supply apparatus has a structure in which the liquid refrigerant is once stored in a tank and is fed after adjusting its temperature, and is effective in keeping the surface temperature of the wafer constant because the liquid refrigerant itself exhibits a large heat capacity. However, the liquid refrigerant is poor in temperature response, low in heat exchange efficiency, and the temperature thereof is difficult to control at high speed. Therefore, the refrigerant supply apparatus becomes larger in size along with a recent high-heat-input, and it has been difficult to optimally control the temperature of the wafer surface in accordance with the progression of etching.
  • For the problems described above, there has been proposed a direct-expansion-system refrigerant supply apparatus (hereinbelow, referred to as a direct-expansion-system refrigeration cycle) in Japanese Patent Application Laid-Open No. 2005-89864 in which a compressor for allowing the pressure of a refrigerant to be higher with a refrigerant circulation system, a condenser for condensing the high-pressured refrigerant, and an expansion valve for expanding the refrigerant are installed in an electrode, and the refrigerant is evaporated inside refrigerant channels of the electrode for cooling.
  • In the direct-expansion-system refrigeration cycle, since latent heat generated by refrigerant evaporation is utilized, the cooling efficiency is high, and further it is possible to control the evaporation temperature of the refrigerant by pressure at high speed. For the reason as described above, by employing the direct-expansion-system refrigeration cycle as a refrigerant supply apparatus for an electrode, the temperature of the semiconductor wafer at the time of a high heat input etching process can be controlled with high efficiency and at high speed.
  • The direct-expansion-system refrigeration cycle performs cooling by using latent heat generated when the refrigerant evaporates from a liquid state to a gaseous state, and the evaporation temperature of the refrigerant can be controlled by pressure. In the refrigerant channels of the electrode, if the refrigerant pressure is constant, the evaporation temperature is constant. However, the refrigerant flows while being evaporated by absorbing heat in the channels, and thus a heat transfer coefficient is changed along with the phase change. That is, even when the refrigerant pressure is kept constant in the refrigerant channels in consideration of uniformity of the in-plane temperature of the electrode, the heat transfer coefficient becomes nonuniform in the refrigerant channels, and thus it is difficult to uniformly control the surface temperature of the electrode, and further the in-plane temperature of the wafer. For that reason, when the direct-expansion-system refrigeration cycle is employed as a cooling mechanism for an electrode, the uniform control of in-plane temperature distribution is a technical challenge.
  • For the above described problems, Japanese Patent Application Laid-Open No. 2005-89864 proposes a method in which by using a heat diffusion plate for an electrode surface on which the wafer is placed, the nonuniform heat transfer of the refrigerant is corrected so that the in-plane temperature of the wafer is made uniform. Thereby, even if the direct-expansion-system refrigeration cycle is employed as a cooling mechanism for an electrode, the in-plane temperature of the wafer can be uniformly controlled with high cooling efficiency. However, in the case where the temperature of the wafer is controlled at high speed hereafter, it is necessary to reduce the heat capacity of the electrode. Even if the evaporation temperature of the refrigerant can be varied at high speed, the large heat capacity results in lowering of the speed of the temperature control for the wafer.
  • SUMMARY OF THE INVENTION
  • In order to reduce the heat capacity of the electrode, it is necessary to reduce the mass of constituent elements. However, when the heat diffusion plate is used, a proper thickness is required for the plate in order to secure a heat diffusion area. Further, due to a recent high-heat-input caused by applying a high wafer bias, a difference in in-plane temperature becomes large, and a thickness required for the heat diffusion plate is increased.
  • Due to this, a new study on an electrode structure has been needed in order to uniformly control the in-plane temperature of the wafer on the electrode with high efficiency and at high speed by using the direct-expansion-system refrigeration cycle.
  • An object of the present invention is to provide a plasma processing apparatus and a plasma processing method in which the in-plane temperature of a sample to be processed can be uniformly controlled with high cooling efficiency, and at the same time, the heat capacity of en electrode can be reduced.
  • Another object of the present invention is to provide a plasma processing apparatus and a plasma processing method in which by restraining a heat transfer coefficients of a refrigerant in the in-plane of an electrode of a sample stage, the in-plane temperature of a sample to be processed can be uniformly controlled with high efficiency and at high speed.
  • Still another object of the present invention is to provide a plasma processing apparatus and a plasma processing method in which by controlling a heat transfer coefficients of a refrigerant in the in-plane of an electrode of a sample stage, the in-plane temperature distribution of a sample to be processed can be arbitrarily controlled.
  • In order to address the above described problems, according to the present invention, there is provided a plasma processing apparatus which converts a process gas introduced inside a vacuum processing chamber into plasma and which performs surface processing, by using the plasma, on a sample that is placed on an electrostatic absorption electrode of a sample stage, the apparatus comprising: a refrigerant channel structure which is provided in the sample stage under the electrostatic absorption electrode, wherein the refrigerant channel structure configures an evaporator of a refrigeration cycle; and a refrigerant supply port and a refrigerant outlet port which supplies and evacuates a refrigerant for cooling to/from the refrigerant channel structure, wherein the refrigerant channel structure of the sample stage is formed between the refrigerant supply port and the refrigerant outlet port and have at least three channel areas that are sequentially connected to each other from the side of the refrigerant supply port to the side of the refrigerant outlet port, and the cross section of the middle channel area among at least three channel areas is larger than those of the other channel areas.
  • Further, the plasma processing apparatus according to the present invention, irregularities are formed on inner walls of at least three channel areas in the refrigerant channel structure, and the heights of the irregularities of the middle channel area among at least three channel areas are lower than those of the other channel areas.
  • Furthermore, in the present invention, a plasma processing apparatus which converts a material gas that is introduced inside a vacuum vessel having a vacuum evacuation means by a gas introduction means, into plasma and which performs surface processing, by using the plasma, on a sample to be processed, further comprising a sample stage on which the sample is placed is a sample stage, a refrigeration cycle including a compressor, a condenser and an expansion valve is configured with the sample stage as an evaporator, a means which supplies and evacuates a refrigerant for cooling to/from the sample stage is provided, and the in-plane temperature distribution of the sample to be processed is arbitrarily controlled by adjusting the dry degree of the refrigerant that flows in the sample stage.
  • According to the present invention, the cross sections of refrigerant channel structure in a sample stage is changed in accordance with changes of a heat transfer coefficient accompanied by phase change of a refrigerant, and accordingly it is possible to uniformly maintain the in-plane temperature of the electrode by controlling the flow rate of the refrigerant and by reducing the non-uniformity of the heat transfer coefficient in the channels. Further, it is possible to arbitrarily control the in-plane temperature distribution of a wafer on the electrode by controlling the dry degree, flow volume and pressure of the refrigerant that flows inside the refrigerant channel structure of the electrode.
  • Moreover, the present invention can provide a temperature adjusting unit for an electrode by which the in-plane temperature of a wafer at the time of etching with a high heat input caused by applying high wafer bias electric power can be uniformly controlled with high efficiency and at high speed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will be more particularly described with reference to the accompanying drawings, in which:
  • FIG. 1 is a schematic diagram showing the whole system configuration of a plasma processing apparatus according to the present invention;
  • FIG. 2 is a schematic diagram showing a first embodiment of a channel configuration of a refrigerant channel structure in a sample stage according to the present invention;
  • FIG. 3A is a graph showing a typical characteristic of a refrigerant in a refrigeration cycle employed in the present invention;
  • FIG. 3B is an explanation diagram showing a typical characteristic of the evaporation temperature of the refrigerant;
  • FIG. 4A is an explanation diagram showing a typical characteristic of a heat transfer coefficient of the refrigerant;
  • FIG. 4B is an explanation diagram showing a characteristic of the heat transfer coefficient of the refrigerant in the first embodiment according to the present invention;
  • FIG. 5 is a schematic diagram showing a second example of the channel configuration in the sample stage according to the present invention;
  • FIG. 6 is a schematic diagram showing a third example of the channel configuration in the sample stage according to the present invention;
  • FIG. 7 is a schematic diagram showing a fourth example of the channel configuration in the sample stage according to the present invention;
  • FIG. 8 is a schematic diagram showing a fifth example of the channel configuration in the sample stage according to the present invention;
  • FIG. 9 is an explanation diagram showing another example of in-plane temperature control according to the present invention;
  • FIG. 10 is a schematic diagram showing another embodiment of a plasma processing apparatus according to the present invention;
  • FIG. 11 is a schematic diagram showing a sixth example of the channel configuration in the sample stage according to the present invention; and
  • FIG. 12 is a schematic diagram showing a seventh example of the channel configuration in the sample stage according to the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Preferred embodiments of the present invention will be described hereinbelow.
  • First Embodiment
  • A first embodiment of the present invention will be described with reference to FIGS. 1 to 4.
  • FIG. 1 is a schematic diagram showing the whole system configuration of a plasma processing apparatus that is an embodiment of the present invention. The plasma processing apparatus includes a processing chamber 100 arranged in a vacuum vessel, and a sample stage 1 having an electrostatic absorption electrode is arranged inside the processing chamber 100. The processing chamber 100 is connected to a vacuum evacuation apparatus 20 such as a vacuum pump for evacuating the inside of the processing chamber 100 for pressure reduction. An electrode plate 15 is provided on an upper portion of the processing chamber 100, and an antenna power source 21 is connected to the electrode plate 15. A gas introduction means such as a shower plate (not shown) for supplying a process gas is provided on an upper portion of the processing chamber 100.
  • The sample stage 1 includes a base material portion 1A and a lower electrode (electrostatic absorption electrode) 1B. In the base material portion 1A, there are provided a refrigerant channel structure 2 in which a refrigerant circulates. The lower electrode 1B is provided with a dielectric film for electrostatic absorption, and an upper surface of the electrode is configured as a sample placement surface on which a substrate (wafer) W to be processed is placed. He gas 12 for heat transfer is supplied from a heat transfer gas supply system 11 to a micro clearance formed between an upper surface of the sample placement surface of the sample stage 1 and a back surface of the wafer. A bias power source 22 and a DC power source (not shown) for electrostatic absorption are connected to the sample stage 1.
  • The refrigerant channel structure 2 provided in the base material portion 1A of the sample stage 1 is connected to a refrigerant supply port 3 and a refrigerant outlet port 4. The refrigerant channel structure 2 configure a refrigeration cycle, together with a compressor 7, a condenser 8, an expansion valve 9.
  • The refrigerant channel structure 2 provided in the sample stage 1 configures an evaporator of a direct-expansion-system refrigeration cycle. That is, latent heat (heat of evaporation) generated when the refrigerant evaporates in the refrigerant channel structure 2 of the sample stage 1 allows the sample stage 1 in contact with the refrigerant to be cooled. According to the present invention, usually, the refrigerant channel structure 2 achieves the function of an evaporator of a refrigeration cycle. However, in a modified embodiment of the present invention described later, a dry degree adjusting means (a first refrigerant evaporator) 10 is installed between the refrigerant channel structure 2 (a second refrigerant evaporator) 2 in the sample stage 1 and the expansion valve 9 to adjust the dry degree of the refrigerant supplied to the refrigerant channel structure 2. As a refrigerant, for example, R410 (hydrofluorocarbon) is used.
  • The reference numeral 6 denotes temperature sensors provided at plural locations while being closer to the sample placement surface. The reference numeral 101 denotes a temperature control system, which controls the compressor 7 and the expansion valve 9 in response to an output from the temperature sensor 6 and thus controls the temperature of the substrate (wafer) W to be processed on the sample placement surface to reach a target value. The temperature of the wafer W is changed depending on a process condition such as plasma etching, that is, a heat input condition from plasma to the wafer W. Therefore, the flow volume of the refrigerant that flows in the refrigerant channel structure 2, a refrigerant pressure (refrigerant evaporation temperature) and the like are controlled based on a temperature detected by the temperature sensor 6, so that the temperature of the wafer W is controlled to be kept at a target value.
  • In the present invention, the refrigerant channel structure 2 configuring an evaporator has at least three channel areas between the refrigerant supply port 3 and the refrigerant outlet port 4, and are configured in such a manner that the cross section of the middle channel area among these channel areas is larger than those of the other channel areas. This configuration will be described with reference to FIG. 2. FIG. 2 shows a cross section taken along the line A-A in FIG. 1.
  • In FIG. 2, the refrigerant channel structure 2 having three channel areas in a concentric circular shape is formed at a position with the same height as the base material portion 1A. The refrigerant channel structure 2 includes a first circular channel 2-1 located outer region that is connected to the refrigerant supply port 3 and is branched into the left and right directions, a second circular channel 2-2 located middle region that is branched into the left and right directions through a first linkage channel 2B-1, and a third circular channel 2-3 located inner region that is branched into the left and right directions through a second linkage channel 2B-2. The third channel 2-3 is connected to the refrigerant outlet port 4.
  • The refrigerant flows inside the refrigerant channel structure 2 from the refrigerant supply port 3 in a liquid state, cools the sample stage 1 with evaporation latent heat, and flows out of the refrigerant outlet port 4 in a gaseous state. A heat transfer coefficient α of a refrigerant is largely changed from the refrigerant supply port 3 towards the refrigerant outlet port 4. Therefore, in order to make the heat transfer coefficients of the refrigerant constant in the channel structure 2, the cross sections of three regions of the channel structure 2 are structured so as to be increased from the first channel 2-1 towards the second channel 2-2.
  • Thus, the flow rate of the refrigerant is lowered at a dry degree area where the heat transfer coefficient of the refrigerant increases, so that the heat transfer coefficient of the refrigerant is prevented from increasing. Further, the cross sections of the plural regions of the refrigerant channel structure 2 are structured so as to be reduced from the second channel 2-2 towards the third channel 2-3, and accordingly the heat transfer coefficient of the refrigerant is prevented from decreasing.
  • Here, there will be described a relation between the cross sections of the plural regions of the refrigerant channel structure that is a feature of the present invention, and a refrigerant dry degree (X) and a heat transfer coefficients, by using FIGS. 3A, 3B, 4A, and 4B.
  • FIG. 3A is a graph showing a typical characteristic of a refrigerant in the refrigeration cycle employed in the first embodiment. The first embodiment is configured in such a manner that latent heat (heat of evaporation) generated when the refrigerant evaporates in the refrigerant channel structure 2 inside the sample stage 1 allows the sample stage 1 in contact with the refrigerant to be cooled. Inside the refrigerant channel structure 2 in which the heat exchange (evaporation) of the refrigerant occurs, the refrigerant is in a gas-liquid two-phase state (the dry degree X=0 to 1), and the evaporation temperature (hereinbelow, referred to as temperature) TE of the refrigerant is constant in a theoretical sense as long as the pressure P of the refrigerant is constant under the state. On the other hand, the temperature TE of the refrigerant basically becomes higher as the pressure P of the refrigerant is increased, as shown in FIG. 3B.
  • In the present invention, in addition to an ordinary temperature adjusting mechanism in which the pressure P of the refrigerant and the rotational speed of the compressor 7 are controlled to adjust the flow volume Q of the refrigerant, the dry degree X of the refrigerant between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 is controlled so as to control the sample placement surface of the sample stage at a predetermined temperature.
  • FIG. 4A shows a characteristic of the refrigerant heat transfer coefficient in the direct-expansion-system refrigeration cycle. In the direct-expansion-system refrigeration cycle, cooling is performed using latent heat generated when the refrigerant evaporates into a gaseous state from a liquid state, and the evaporation temperature of the refrigerant can be controlled by pressure.
  • As described in FIG. 3B, even when a ratio of liquid to gas (dry degree X) of the refrigerant is changed, the evaporation temperature TE remains unchanged as long as the pressure P is constant.
  • However, when the evaporation of the refrigerant makes progress and thus the dry degree X is changed, the heat transfer coefficients is accordingly changed as shown in FIG. 4A. The graph of “channel cross sections are constant” represented by the dotted line in FIG. 4A shows a relation between the dry degree X and the heat transfer coefficients in a conventional, typical channel configuration, that is, in the case where the channel cross sections are constant between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2. In the direct-expansion-system refrigeration cycle, the heat transfer mode of the refrigerant is changed from forced-convection evaporation to dry out in a process of the phase change from a liquid state to a gaseous state. The forced-convection evaporation starts from an initial stage of refrigerant evaporation, and then the heat transfer coefficients increases along with the increase of the dry degree X. When the dry degree X of the refrigerant becomes constant, the dry out (disappearance of liquid films) occurs to lower the heat transfer coefficients. As described above, the heat transfer coefficients of the refrigerant is largely changed depending on the dry degree X of the refrigerant in the direct-expansion-system refrigeration cycle. Therefore, in the case where the direct-expansion-system refrigeration cycle is employed as a cooling mechanism for wafers, the control of in-plane temperature distribution of the wafer to be processed is a technical challenge.
  • For example, in the case where the flow volume of the refrigerant is set at 7.5 m3/s by using R410 as a refrigerant and ¼ inches tubes (inner diameter: 4.8 mm and no irregularities of inner walls) as a refrigerant channel structure, the maximum value of the heat transfer coefficient reaches approximately 4200W/m2K (at a dry degree of approximately 0.5), and is lowered down to approximately 500W/m2K (at a dry degree of approximately 0.99) immediately before completion of the evaporation. As described above, since the heat transfer coefficients of the refrigerant in a liquid phase is changed to about 9 times that in a gaseous phase in the direct-expansion-system refrigeration cycle, it is impossible to uniformly control the in-plane temperature of the wafer unless the fact is considered.
  • As described above, in the invention, the channel cross sections between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 provided in the base material portion 1A are changed in such a manner that the cross section of the middle channel area is changed to be larger than those of the other preceding and succeeding channel areas in accordance with the changes of the heat transfer coefficients accompanied by the phase change of the refrigerant.
  • As described above, the present invention is characterized in that the channel cross sections are changed in accordance with the dry degree of the refrigerant between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 based on a characteristic that gives a relation between the dry degree and the heat transfer coefficients of the refrigerant, so that the heat transfer coefficients of the refrigerant in the sample stage 1 becomes a desired one in the in-plane corresponding to the sample placement surface. Specifically, the heat transfer coefficients of the refrigerant is lowered by increasing the channel cross section and by decreasing the flow rate of the refrigerant at a point (dry degree X=approximately 0.5) where the heat transfer coefficients of the refrigerant becomes large in a typical characteristic in which the channel cross sections are constant as shown in FIG. 4A. On the contrary, the heat transfer coefficients of the refrigerant is increased by decreasing the channel cross sections and by increasing the flow rate of the refrigerant at a point (dry degree X=approximately 0) where the dry degree is low or at a point (dry degree X=approximately 1) where the dry degree is high. In such a manner, a characteristic of the heat transfer coefficient α in the whole in-plane corresponding to the sample placement surface of the sample stage 1, that is, between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 can be made flat.
  • With such a perspective, the heat transfer coefficients of the refrigerant can be constant as shown by the solid line in FIG. 4B irrespective of the value of the dry degree X of the refrigerant in an ideal condition (namely, the channel cross sections are optimized) in which the channel cross sections of the refrigerant channel structure are changed in a continuous manner so that one of the channel cross sections of the refrigerant channel structure 2 becomes maximum at a point where the heat transfer coefficients of the refrigerant becomes maximum.
  • In consideration of easy workability of channel grooves, even in the case where the channel cross sections of the refrigerant channel structure 2 are changed stepwise in such a manner that the cross section of the middle channel area among the channel areas between the refrigerant supply port 3 and the refrigerant outlet port 4 of the refrigerant channel structure 2 becomes larger than those of the other channel areas, a characteristic of the heat transfer coefficient of the refrigerant in the channels can be made nearly flat irrespective of the value of the dry degree of the refrigerant.
  • For example, as shown in the embodiment of FIG. 2, in the case where the cross sections of the refrigerant channel structure are changed in three steps, the heat transfer coefficients of the refrigerant is changed in accordance with the value of the dry degree X of the refrigerant as shown by the dotted line in FIG. 4B. However, the amount of changes is one-half or less compared to the case in which the channel cross sections are constant.
  • As described above, by employing the configuration in which one of the cross sections of the refrigerant channel structure provided in the base material portion 1A becomes larger in mid-course than those around the refrigerant supply port 3 and the refrigerant outlet port 4, the heat transfer coefficient of the refrigerant can be made uniform in the refrigerant channel structure 2.
  • Specifically, by employing the channel structure in which at least three or more channel areas are provided in the channel structure 2 and the cross section of the middle channel area among the channel areas is larger than those of the other channel areas, the heat transfer coefficient of the refrigerant is made substantially constant in the refrigerant channel structure 2 irrespective of the value of the dry degree of the refrigerant.
  • It should be noted that even in the gas-liquid two-phase flow of the direct-expansion-system refrigeration cycle, when the flow volume of the refrigerant is increased, the heat transfer coefficients is improved along with the increase of the flow rate, as similar to an ordinary liquid.
  • In the case where the cross sections A (A1, A2, A3) of the refrigerant channel structure 2 are changed in three steps as shown in the embodiment of FIG. 2, the cross section A3 of the third channel≦the cross section A1 of the first channel<the cross section A2 of the second channel is advantageous. It should be noted that two linkage channels 2B (2B-1, 2B-2) for connecting between the respective channels are necessary in the refrigerant channel structure 2. It is advantageous that as arrangement positions of the linkage channels 2B, the linkage channels 2B are arranged at opposed positions across the center of the lower electrode 1B in consideration of even influx of the refrigerant inside the refrigerant channel structure 2. Further, it is desirable that the cross section of the linkage channel 2B-1 is the same as, or larger than the cross section A2 of the first channel 2-1. Furthermore, it is desirable that the cross section of the linkage channel 2B-2 is the same as, or larger than the cross section A3 of the third channel 2-3.
  • Next, there will be given a brief explanation of procedures in the case of performing an etching process for the wafer W with the apparatus in FIG. 1. First, the wafer W is carried in the processing chamber 100 by a wafer transferring apparatus from a cassette (not shown), placed on the sample placement surface of the sample stage 1, and fixed by electrostatic absorption. Then, a process gas necessary for etching the wafer W is supplied via a gas line (not shown), and the processing chamber 100 is adjusted to a predetermined processing pressure by the vacuum evacuation apparatus 20. Next, plasma is generated by power source supply from the antenna power source 21 and the bias power source 22 and by the act of a magnetic field forming means (not shown), and an etching process using the plasma is started. A wafer temperature during the process is feedback-controlled by the temperature control system 101 while monitoring temperature information from the temperature sensors 6, and the compressor 7 and the expansion valve 9 are adjusted so as to adjust the flow volume and evaporation temperature of the refrigerant. At this time, since the refrigerant channel structure 2 in the sample stage 1 has a structure in which the channel cross sections are changed in accordance with the changes of the heat transfer coefficient of the refrigerant as shown in FIG. 2, the in-plane distribution of cooling capability caused by the phase change of the refrigerant is reduced and the in-plane temperature of the sample placement surface of the sample stage 1 can be uniformly controlled at high speed.
  • Second Embodiment
  • It should be noted that in the case where the temperature distribution of the sample stage 1 is uniformly controlled with more accuracy, it is advantageous that the refrigerant channel structure 2 is diversified. As a second embodiment of the present invention, an example in which the refrigerant channel structure is diversified (changed in five steps) is shown in FIG. 5. The refrigerant channel structure 2 includes five channel portions; a first channel 2-1 that is connected to the refrigerant supply port 3 and is branched into the left and right directions, a second channel 2-2 that is branched into the left and right directions through a first linkage channel 2B-1, a third channel 2-3 that is branched into the left and right directions through a second linkage channel 2B-2, a fourth channel 2-4 that is branched into the left and right directions through a third linkage channel 2B-3, and a fifth channel 2-5 that is branched into the left and right directions through a fourth linkage channel 2B-4, and the fifth channel 2-5 is connected to the refrigerant outlet port 4.
  • In this case, too, by employing the structure in which one of the cross sections of the refrigerant channel structure 2 becomes maximum at a point (assumed as third linkage channel 2B-3 in this case) where the heat transfer coefficient α of the refrigerant becomes maximum, a characteristic similar to the flat (optimized) characteristic shown by the solid line in FIG. 4B can be obtained. Accordingly, the in-plane temperature of the wafer on the sample stage 1 can be easily controlled.
  • Third Embodiment
  • In the examples shown in FIGS. 2 and 5, the placement positions of the refrigerant supply port 3 and the refrigerant outlet port 4 may be opposite. However, in this case, to take FIG. 2 as an example, the relation between the cross sections A (A1, A2, A3) of the first channel 2-1 and that of the third channel 2-3 needs to be opposite, and the relation between the cross section of the linkage channel 2B-1 and that of the linkage channel 2B-2 needs to be also opposite.
  • Fourth Embodiment
  • There will be shown in FIG. 6 an example of another refrigerant channel structure 2 whose cross sections is changed in multiple steps through the refrigerant channel structure. The refrigerant channel structure 2 is structured in such a manner that the cross sections are enlarged/reduced in the respective channels (2-1, 2-2, 2-3) in multiple steps. Specifically, the cross section is changed in two steps of 2-1-1 and 2-1-2 in the channel (2-1), 2-2-1 and 2-2-2 in the channel (2-2), and 2-3-1 and 2-3-2 in the channel (2-3). Alternatively, the cross sections of the refrigerant channel structure may be configured to be continuously changed in the respective channels. Thereby, the changes of the heat transfer coefficients of the refrigerant in each channel can be controlled, and a characteristic similar to the flat (optimized) characteristic shown by the solid line in FIG. 4B can be obtained, thus reducing a temperature difference of the wafer in the circumferential direction.
  • Fifth Embodiment
  • As another embodiment of the present invention, there will be shown an example in FIG. 7 in which the cross sections of the refrigerant channel structure 2 are enlarged/reduced by the number of channels. With substantially the same cross section A of each channel, two channels 2-1 that are branched through the refrigerant supply port 3 are increased to four channels 2-2 through the linkage channels 2B-1 and 2B-2 at the dry degree area where the heat transfer coefficients of the refrigerant becomes maximum. As a result, the cross sections of the refrigerant channel structure are increased, these four channels are converged to two channels 2-3 through the linkage channels 2B-3, and then the two refrigerant channels are connected to the refrigerant outlet port 4. Accordingly, the heat transfer coefficients of the refrigerant at the dry degree area where the heat transfer coefficients of the refrigerant becomes maximum is prevented from increasing and the heat transfer coefficient of the refrigerant is made substantially constant in the refrigerant channel structure 2, so that the in-plane temperature of the wafer on the sample stage 1 can be uniformly controlled.
  • Sixth Embodiment
  • There will be shown another embodiment in FIG. 8 in which the heat transfer coefficient in the channels is controlled by the shapes of inner walls of the refrigerant channel structure 2. The provision of an irregularity shape in the inner walls of the refrigerant channel structure 2 improves the agitation (convection) of the refrigerant and a heat transfer area, and thus the heat transfer coefficients is increased. In view of this, the irregularities of the inner walls in the refrigerant channel structure 2 are lowered (may not be provided) at the dry degree area (2-2 in FIG. 8) where the heat transfer coefficient of the refrigerant is high so as to prevent the heat transfer coefficient from increasing, and the irregularities are heightened at the dry degree area (2-1 and 2-3 in FIG. 8) where the heat transfer coefficient of the refrigerant is low so as to increase the heat transfer coefficient. As a result, the heat transfer coefficients can be kept constant in the refrigerant channel structure 2. It should be noted that if the ratio of the heights of the irregularities to the width (diameter) of the refrigerant channel is 2% or more, the improvement of the heat transfer coefficient can be realized. Excessively-high irregularities involve a problem of pressure loss, so that it is desirable that the ratio of the heights of the irregularities to the width (diameter) of the refrigerant channel is 2 to 10%. Further, if the irregularities are obliquely provided with respect to the refrigerant traveling direction, the heat transfer coefficient can be improved while suppressing the pressure loss.
  • Seventh Embodiment
  • In the calculation example of the present invention shown above, the heat transfer coefficient α of the refrigerant becomes maximum at a dry degree of approximately 0.5. However, in the actual condition, the dry degree X at which the heat transfer coefficient becomes maximum is changed depending on the type of the refrigerant to be used, the inner wall shapes of the refrigerant channel structure, or the flow volume of the refrigerant.
  • For example, if the occurrence of the dry out can be prevented by optimizing the irregularities in the refrigerant channel structure, it is conceivable that the heat transfer coefficient becomes maximum within a range of 0.5 to 0.9 of the dry degree. In that case, the position where the channel cross section A of the refrigerant in FIGS. 2 to 6 of the present invention is enlarged to the maximum degree is adjusted to the dry degree area where the maximum heat transfer coefficients of the refrigerant occurs. It is conceivable that where the heat transfer coefficient of the refrigerant becomes maximum is within a range of 0.5 to 0.9 of the dry degree as described above. Therefore, the position where the channel cross section of the refrigerant is enlarged to the maximum degree is present at a position (a position in the latter part) of one-half or more of the total channel length.
  • Eighth Embodiment
  • As another embodiment of the present invention, there will be shown an example in FIG. 9 in which the in-plane temperature of the wafer is controlled by utilizing the changes of the heat transfer coefficient in the direct-expansion-system refrigeration cycle. In a typical direct-expansion-system refrigeration cycle, a refrigerant amount Q corresponding to a heat input to the wafer is supplied to the refrigerant channel structure in the sample stage. Thereby, the refrigerant is completely evaporated in the sample stage from a liquid phase to a gaseous phase (the dry degree X=0→1) as in the area (1) in FIG. 9.
  • On the contrary, if the refrigerant is excessively supplied with respect to a heat input to the wafer, the refrigerant is evacuated from the sample stage without being completely evaporated, and thus the distribution of the heat transfer coefficient in the refrigerant channel structure is represented as the area (2). In the area (2), the refrigerant is evacuated from the sample stage at a dry degree of approximately 0.5. Accordingly, the distribution of the heat transfer coefficient in the refrigerant channel structure changed from the area (1) to the area (2), and the heat transfer coefficients of the refrigerant in the latter part of the refrigerant channel structure is increased. The use of the function enables the control of in-plane temperature distribution of the wafer.
  • If the dry degree X of the refrigerant can be increased (increased to X=approximately 0.5 in the area (3)) in advance before supplying to the sample stage as in the area (3) in FIG. 9, the heat transfer coefficients of the refrigerant in the former part of the refrigerant channel structure 2 is increased, which also enables the control of in-plane temperature distribution of the wafer. In the case where the distribution control of the area (2) is performed, it is only necessary to control the rotational speed of the compressor in the direct-expansion-system refrigeration cycle.
  • Further, in the case of the distribution control of the area (3), a refrigerant vaporization means (a first refrigerant evaporator) 10 such as a heater is installed in the refrigeration cycle in front of the refrigerant channel structure (a second refrigerant evaporator) 2 in the sample stage so as to control the dry degree X. It is advantageous that the whole increase of the heat transfer coefficient of the refrigerant caused by increasing the flow volume of the refrigerant is handled by increasing the pressure (the refrigerant evaporation temperature) of the refrigerant and by suppressing the cooling capability.
  • Further, if the control of the area (2) and the area (3) is possible, the in-plane temperature distribution of the wafer may be uniformed by such the following method.
  • By combining the control of the area (2) with the structure in which the cross sections of the refrigerant channel structure 2 in the sample stage are continuously enlarged from the refrigerant supply port to the refrigerant outlet port, an increase of the heat transfer coefficients of the refrigerant that is a characteristic represented by an upward line is suppressed within a range of 0 to approximately 0.5 of the dry degree X, and the in-plane temperature distribution of the wafer can be uniformed.
  • Further, by combining the control of the area (3) with the structure in which the cross sections of the refrigerant channel structure 2 in the sample stage are continuously reduced from the refrigerant supply port to the refrigerant outlet port, a decrease of the heat transfer coefficients of the refrigerant that is a characteristic represented by a downward line is suppressed within a range of approximately 0.5 to 1 of the dry degree X, and the in-plane temperature distribution of the wafer can be uniformed.
  • In the case where the refrigerant passes through the refrigerant channel structure 2 without being completely evaporated, the refrigerant that remains in a liquid state flows in the compressor as it is, which possibly results in damage of the compressor. In that case, it is necessary to install a carburetor by which the refrigerant is completely evaporated in the channel immediately before the compressor. As an example of the carburetor, a suction tank can be given.
  • Ninth Embodiment
  • There will be shown the whole system configuration of a plasma processing apparatus that is another embodiment of the present invention. In the plasma processing apparatus of the embodiment, heater layers 13 are provided in a dielectric film of the lower electrode (electrostatic absorption electrode) 1B, in addition to the configuration of the embodiment in FIG. 1. The heater layers 13 are separately formed in three areas, for example, in the center portion of the lower electrode 1B in a disk shape, in the outer circumferential portion of a ring shape, and in the middle portion located between these two portions.
  • The temperature of the wafer W is changed depending on a processing condition such as plasma etch, that is, a condition of a heat input to the wafer X from plasma, output of each heater area, and a cooling condition by a refrigerant in the refrigerant channel structure 2. Each temperature sensor is provided in three areas of the heater layers 13, and together with the flow volume of the refrigerant that flows in the channels 2 of the refrigeration cycle, electric power supplied from a heater power source 14 to the respective heater areas is controlled by the temperature control system 101.
  • Next, there will be given a brief explanation of operations of the apparatus in FIG. 10. First, the wafer W is carried in the processing chamber 100, and placed and fixed on the sample stage 1. Then, a process gas is supplied, and the processing chamber 100 is adjusted to a predetermined processing pressure. Next, plasma is generated by power source supply from the antenna power source 21 and the bias power source 22 and by the act of the magnetic field forming means (not shown), and an etching process using the plasma is performed. A wafer temperature during the process is feedback-controlled by the temperature control system 101 while monitoring temperature information from the temperature sensors 6. Further, a wafer temperature is controlled by adjusting the compressor 7, the expansion valve 9 and the heater power source 14 and by adjusting the flow volume of the refrigerant, the evaporation temperature, the thermal dose in each area of the heater layers 13.
  • At this time, since the refrigerant channel structure 2 in the sample stage 1 has a structure in which the channel cross sections are changed in accordance with changes of the heat transfer coefficient of the refrigerant, the in-plane distribution of cooling capability caused by the phase change of the refrigerant is reduced and the in-plane temperature of the sample can be uniformly controlled at high speed.
  • Further, by employing the following method described in FIG. 9 together therewith, the in-plane temperature distribution of the wafer can be arbitrarily controlled.
  • (1) The refrigerant is excessively (more than the amount of a heat input) supplied to the refrigerant channel structure 2 by the compressor 7. Alternatively, the refrigerant amount may be controlled on the insufficient side in consideration of the upper limit of the temperature rise of the wafer W.
  • (2) A dry degree adjusting means (a first refrigerant evaporator) 10 is installed between the sample stage 1 and the expansion valve 9 to adjust the dry degree of the refrigerant supplied to the refrigerant channel structure 2 (a second refrigerant evaporator) 2 in the sample stage 1.
  • By employing these configurations and the control methods, high-accuracy processing in the whole in-plane of the wafer W is possible even in the high heat input etching condition in which high wafer bias electric power is applied.
  • The etching is completed through such processes, and the supplying of the electric power, magnetic fields, and process gas is stopped.
  • It is obvious that the present invention is effective even if the plasma generating means employs any one of the following methods: a method in which high frequency electric power that is different from that applied to the wafer W is applied to the electrode arranged opposed to the wafer W; an inductive coupling method; an interaction method between magnetic fields and high frequency electric power; and a method in which high frequency electric power is applied to the sample stage 1.
  • In response to a processing condition in which a high heat input occurs in such a manner that a high frequency electric power of 3 W/cm2 or more is applied to the wafer W, the present invention is effective even when deep hole processing with a high aspect ratio of 15 or more is performed. It is assumed that a thin film on which plasma processing is performed is a single film that is mainly composed of any kind selected from SiO2, Si3N4, SiOC, SiOCH, and SiC, or a multilayer film that is composed of the film kinds of two or more.
  • Tenth Embodiment
  • As another embodiment of the refrigerant channel structure 2 configuring the evaporator, there will be shown an example in FIG. 11 in which the refrigerant channel is a single, continuous channel and the cross section in the channel is enlarged and reduced. Namely, the refrigerant channel structure 2 includes a first channel 2-1 (2-1-1, 2-1-2) which is connected to the refrigerant supply port 3 and whose cross section is enlarged in two steps, a second channel 2-2 whose cross section is enlarged compared to the first channel, and the third channel 2-3 whose cross section is reduced compared to the second channel, and the third channel 2-3 is connected to the refrigerant outlet port 4. Since the refrigerant channel structure 2 is a single channel, continuous channel, a risk that the refrigerant is not uniformly branched at the branch portion for the refrigerant to generate a difference in in-plane temperature can be reduced. Since latent heat generated by refrigerant evaporation is utilized in the direct-expansion-system refrigeration cycle, the cooling capability per unit flow volume is high and the flow volume of the refrigerant is small compared to a conventional liquid refrigerant method and the like. Therefore, in the case where the branch portion for the refrigerant is provided in the refrigerant channel structure 2, it is advantageous that the number of branches is suppressed to 2 to 4 for one channel. For the larger number of branches, it is desirable to install a distributor for refrigerant.
  • Eleventh Embodiment
  • As another embodiment of the refrigerant channel structure 2 configuring the evaporator, there will be shown an example in FIG. 12 in which the refrigerant channel structure has two refrigerant channel units (210, 220) each of which is a single channel, continuous channel, the cross section in the channel is enlarged and reduced, and the channel is provided in a diversified manner. Each of the refrigerant channel units (210, 220) includes first channels 2-1, 2-1′ which are connected to two refrigerant supply ports 3, 3′, second channels 2-2, 2-2′ whose cross sections are enlarged, and third channels 2-3, 2-3′ whose cross sections are reduced, and two third channels are connected to two refrigerant outlet ports 4, 4′. In the sample stage 1, refrigerant supply ports 3, 3′ are connected to a common inlet passage (not shown) connected to an expansion valve (or a refrigerant vaporization means) and refrigerant outlet ports 4 and 4′ are connected to a common exit passage (not shown) connected to a compressor of the refrigeration cycle, respectively.
  • Since each of the refrigerant channel units (210, 220) is structured in an independent manner, it is also possible to arbitrarily control the in-plane temperature distribution of the wafer on the sample stage 1 by separately controlling the pressure (refrigerant evaporation temperature) of the refrigerant in each channel.
  • Although the example of FIG. 12 shows a refrigerant channel structure 2 comprising two refrigerant channel units, by employing a configuration in which the independent refrigerant channel units are further diversified, for example, a surface corresponding to the sample placement surface of the sample stage 1 is divided into three or four, and the cross section of the single, continuous refrigerant channel unit is changed in mid-course in each divided in-plane as the respective above-described embodiments, the in-plane temperature distribution of the wafer may be precisely controlled.
  • The temperature adjusting unit in the plasma processing apparatus proposed in the present invention is not limited to the above-described embodiments, but can be applied to an apparatus that requires the high-speed, uniform in-plane temperature control of the wafer to be processed, such as an ashing apparatus, a sputtering apparatus, an ion implantation apparatus, a resist applying apparatus, and a plasma CVD apparatus.

Claims (12)

1. A plasma processing apparatus which converts a process gas introduced inside a vacuum processing chamber into plasma and which performs surface processing, by using the plasma, on a sample that is placed on an electrostatic absorption electrode of a sample stage, the apparatus comprising:
a refrigerant channel structure which is provided in the sample stage under the electrostatic absorption electrode, wherein the refrigerant channel structure configures an evaporator of a refrigeration cycle; and
a refrigerant supply port and a refrigerant outlet port which supplies and evacuates a refrigerant for cooling to/from the refrigerant channel structure,
wherein the refrigerant channel structure of the sample stage is formed between the refrigerant supply port and the refrigerant outlet port and have at least three channel areas that are sequentially connected to each other from the side of the refrigerant supply port to the side of the refrigerant outlet port, and the cross section of the middle channel area among at least three channel areas is larger than those of the other channel areas.
2. The plasma processing apparatus according to claim 1,
wherein the refrigerant channel structure provided in the sample stage comprises a concentric circular channel having at least three channel areas, and the cross section of the middle channel area among the channel areas is larger than those of the other channel areas.
3. The plasma processing apparatus according to claim 1,
wherein the refrigerant channel structure provided in the sample stage comprises a plurality of circular channels, and a plurality of channels that connect between the circular channels are arranged at positions opposed to each other in the in-plane of the sample stage.
4. The plasma processing apparatus according to claim 1,
wherein irregularities are formed on inner walls of at least three channel areas, and the heights of the irregularities of the middle channel area among at least three channel areas are lower than those of the other channel areas.
5. The plasma processing apparatus according to claim 1,
wherein the refrigerant channel structure of a swirl path provided in the sample stage is provided in the same in-plane, and a plurality of areas having different cross sections from each other are continuously provided.
6. The plasma processing apparatus according to claim 1,
wherein the channel structure provided in the sample stage is provided in the same in-plane, and a plurality of refrigerant channels units each of in which a plurality of areas having different cross sections from each other are continuously provided are arranged in a diversified manner.
7. The plasma processing apparatus according to claim 1,
wherein each cross section of the at least three channel areas is structured in such a manner that a heat transfer coefficient of a refrigerant in each channel area is made substantially constant irrespective of the dry degree of the refrigerant.
8. The plasma processing apparatus according to claim 1,
wherein the refrigerant is excessively supplied in response to a heat input to the sample, and the refrigerant is evacuated from the sample stage at a dry degree X of approximately 0.5.
9. The plasma processing apparatus according to claim 1,
wherein a means for increasing the dry degree X of the refrigerant to a predetermined value or more in advance before supplying to the sample stage is provided.
10. A plasma processing method in which a process gas introduced inside a vacuum processing chamber is converted into plasma and surface processing is performed, by using the plasma, on a sample that is placed on an electrostatic absorption electrode of a sample stage by a plasma processing apparatus,
wherein a refrigeration cycle including a compressor, a condenser and an expansion valve is configured with a refrigerant channel structure, as an evaporator, which is provided in a lower portion of the electrostatic absorption electrode of the sample stage in the plasma processing apparatus,
the refrigerant channel structure in the sample stage is formed between a refrigerant supply port and a refrigerant outlet port and have at least three channel areas that are sequentially connected to each other from the side of the refrigerant supply port to the side of the refrigerant outlet port, and the cross section of the middle channel area among at least three channel areas is larger than those of the other channel areas, and
a refrigerant supply port and a refrigerant outlet port which supplies and evacuates a refrigerant for cooling to/from the refrigerant channel structure,
the method comprising the step of:
controlling the in-plane temperature distribution of the sample by adjusting the dry degree of the refrigerant that flows in the electrostatic absorption electrode.
11. The plasma processing method according to claim 10, further comprising the steps of:
excessively supplying the refrigerant to the refrigerant channel structure by the compressor in response to a heat input to the sample, and
controlling the flow volume of the refrigerant on the insufficient side within a range where the temperature rise of the sample that is detected by the temperature sensor reaches the upper limit.
12. The plasma processing method according to claim 10, further comprising the step of:
adjusting the dry degree of the refrigerant supplied to the refrigerant channel structure of the sample stage by a dry degree adjusting means provided between the sample stage and the expansion valve.
US11/676,593 2007-01-26 2007-02-20 Plasma processing apparatus and plasma processing method Abandoned US20080178608A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/091,770 US8955579B2 (en) 2007-01-26 2011-04-21 Plasma processing apparatus and plasma processing method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-016881 2007-01-26
JP2007016881A JP4564973B2 (en) 2007-01-26 2007-01-26 Plasma processing equipment

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/091,770 Continuation US8955579B2 (en) 2007-01-26 2011-04-21 Plasma processing apparatus and plasma processing method

Publications (1)

Publication Number Publication Date
US20080178608A1 true US20080178608A1 (en) 2008-07-31

Family

ID=39666400

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/676,593 Abandoned US20080178608A1 (en) 2007-01-26 2007-02-20 Plasma processing apparatus and plasma processing method
US13/091,770 Expired - Fee Related US8955579B2 (en) 2007-01-26 2011-04-21 Plasma processing apparatus and plasma processing method

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/091,770 Expired - Fee Related US8955579B2 (en) 2007-01-26 2011-04-21 Plasma processing apparatus and plasma processing method

Country Status (2)

Country Link
US (2) US20080178608A1 (en)
JP (1) JP4564973B2 (en)

Cited By (217)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080289767A1 (en) * 2007-05-23 2008-11-27 Takumi Tandou Plasma processing apparatus
US20100071405A1 (en) * 2008-09-22 2010-03-25 Industrial Technology Research Institute Two-stage expansion cooling system and evaporator thereof
US20100326094A1 (en) * 2009-06-24 2010-12-30 Takumi Tandou Plasma processing apparatus and maintenance method therefor
US20110132541A1 (en) * 2009-12-04 2011-06-09 Takumi Tandou Vacuum processing apparatus and plasma processing apparatus with temperature control function for wafer stage
US20120042669A1 (en) * 2009-06-03 2012-02-23 E.I. Du Pont De Nemours And Company Chiller apparatus containing cis-1,1,1,4,4,4-hexafluoro-2-butene and methods of producing cooling therein
CN102804931A (en) * 2009-06-19 2012-11-28 东京毅力科创株式会社 Plasma Processing Device And Cooling Device For Plasma Processing Devices
CN102870503A (en) * 2010-06-11 2013-01-09 应用材料公司 Temperature controlled plasma processing chamber component with zone dependent thermal efficiencies
US20140004706A1 (en) * 2012-06-28 2014-01-02 Hitachi High-Technologies Corporation Plasma processing apparatus and plasma processing method
US20140165913A1 (en) * 2012-12-17 2014-06-19 Samsung Display Co., Ltd. Deposition source and deposition apparatus including the same
US20160329195A1 (en) * 2013-11-11 2016-11-10 Jennifer Sun Smart device fabrication via precision patterning
US20210043476A1 (en) * 2019-08-09 2021-02-11 Tokyo Electron Limited Placing table and substrate processing apparatus
US10964577B2 (en) 2016-05-13 2021-03-30 Toto Ltd. Electrostatic chuck
US11004977B2 (en) 2017-07-19 2021-05-11 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11001925B2 (en) 2016-12-19 2021-05-11 Asm Ip Holding B.V. Substrate processing apparatus
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US11069510B2 (en) 2017-08-30 2021-07-20 Asm Ip Holding B.V. Substrate processing apparatus
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US11094546B2 (en) 2017-10-05 2021-08-17 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US11094582B2 (en) 2016-07-08 2021-08-17 Asm Ip Holding B.V. Selective deposition method to form air gaps
US11101370B2 (en) 2016-05-02 2021-08-24 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US11107676B2 (en) 2016-07-28 2021-08-31 Asm Ip Holding B.V. Method and apparatus for filling a gap
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
US11114294B2 (en) 2019-03-08 2021-09-07 Asm Ip Holding B.V. Structure including SiOC layer and method of forming same
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
US11127617B2 (en) 2017-11-27 2021-09-21 Asm Ip Holding B.V. Storage device for storing wafer cassettes for use with a batch furnace
US11127589B2 (en) 2019-02-01 2021-09-21 Asm Ip Holding B.V. Method of topology-selective film formation of silicon oxide
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
US11164955B2 (en) 2017-07-18 2021-11-02 Asm Ip Holding B.V. Methods for forming a semiconductor device structure and related semiconductor device structures
US11171025B2 (en) 2019-01-22 2021-11-09 Asm Ip Holding B.V. Substrate processing device
US11168395B2 (en) 2018-06-29 2021-11-09 Asm Ip Holding B.V. Temperature-controlled flange and reactor system including same
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
US11205585B2 (en) 2016-07-28 2021-12-21 Asm Ip Holding B.V. Substrate processing apparatus and method of operating the same
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
US11222772B2 (en) 2016-12-14 2022-01-11 Asm Ip Holding B.V. Substrate processing apparatus
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11227789B2 (en) 2019-02-20 2022-01-18 Asm Ip Holding B.V. Method and apparatus for filling a recess formed within a substrate surface
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US11233133B2 (en) 2015-10-21 2022-01-25 Asm Ip Holding B.V. NbMC layers
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US11244839B2 (en) 2018-08-27 2022-02-08 Samsung Electronics Co., Ltd. Plasma processing apparatus
US11244825B2 (en) 2018-11-16 2022-02-08 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US11242598B2 (en) 2015-06-26 2022-02-08 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US11251035B2 (en) 2016-12-22 2022-02-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11251068B2 (en) 2018-10-19 2022-02-15 Asm Ip Holding B.V. Substrate processing apparatus and substrate processing method
US11251040B2 (en) 2019-02-20 2022-02-15 Asm Ip Holding B.V. Cyclical deposition method including treatment step and apparatus for same
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
US11270899B2 (en) 2018-06-04 2022-03-08 Asm Ip Holding B.V. Wafer handling chamber with moisture reduction
US11274369B2 (en) 2018-09-11 2022-03-15 Asm Ip Holding B.V. Thin film deposition method
US11282698B2 (en) 2019-07-19 2022-03-22 Asm Ip Holding B.V. Method of forming topology-controlled amorphous carbon polymer film
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
US11289326B2 (en) 2019-05-07 2022-03-29 Asm Ip Holding B.V. Method for reforming amorphous carbon polymer film
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
US11296189B2 (en) 2018-06-21 2022-04-05 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US11315794B2 (en) 2019-10-21 2022-04-26 Asm Ip Holding B.V. Apparatus and methods for selectively etching films
US11339476B2 (en) 2019-10-08 2022-05-24 Asm Ip Holding B.V. Substrate processing device having connection plates, substrate processing method
US11342216B2 (en) 2019-02-20 2022-05-24 Asm Ip Holding B.V. Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
US11345999B2 (en) 2019-06-06 2022-05-31 Asm Ip Holding B.V. Method of using a gas-phase reactor system including analyzing exhausted gas
US11355338B2 (en) 2019-05-10 2022-06-07 Asm Ip Holding B.V. Method of depositing material onto a surface and structure formed according to the method
US11361990B2 (en) 2018-05-28 2022-06-14 Asm Ip Holding B.V. Substrate processing method and device manufactured by using the same
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11378337B2 (en) 2019-03-28 2022-07-05 Asm Ip Holding B.V. Door opener and substrate processing apparatus provided therewith
US11387106B2 (en) 2018-02-14 2022-07-12 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US11387120B2 (en) 2017-09-28 2022-07-12 Asm Ip Holding B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US11390945B2 (en) 2019-07-03 2022-07-19 Asm Ip Holding B.V. Temperature control assembly for substrate processing apparatus and method of using same
US11393690B2 (en) 2018-01-19 2022-07-19 Asm Ip Holding B.V. Deposition method
US11390946B2 (en) 2019-01-17 2022-07-19 Asm Ip Holding B.V. Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US11396702B2 (en) 2016-11-15 2022-07-26 Asm Ip Holding B.V. Gas supply unit and substrate processing apparatus including the gas supply unit
US11398382B2 (en) 2018-03-27 2022-07-26 Asm Ip Holding B.V. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11401605B2 (en) 2019-11-26 2022-08-02 Asm Ip Holding B.V. Substrate processing apparatus
US11411088B2 (en) 2018-11-16 2022-08-09 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US11410851B2 (en) 2017-02-15 2022-08-09 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US11414760B2 (en) 2018-10-08 2022-08-16 Asm Ip Holding B.V. Substrate support unit, thin film deposition apparatus including the same, and substrate processing apparatus including the same
US11417545B2 (en) 2017-08-08 2022-08-16 Asm Ip Holding B.V. Radiation shield
US11424119B2 (en) 2019-03-08 2022-08-23 Asm Ip Holding B.V. Method for selective deposition of silicon nitride layer and structure including selectively-deposited silicon nitride layer
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US11430640B2 (en) 2019-07-30 2022-08-30 Asm Ip Holding B.V. Substrate processing apparatus
US11437241B2 (en) 2020-04-08 2022-09-06 Asm Ip Holding B.V. Apparatus and methods for selectively etching silicon oxide films
US11443926B2 (en) 2019-07-30 2022-09-13 Asm Ip Holding B.V. Substrate processing apparatus
US11447864B2 (en) 2019-04-19 2022-09-20 Asm Ip Holding B.V. Layer forming method and apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
US11469098B2 (en) 2018-05-08 2022-10-11 Asm Ip Holding B.V. Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US11476109B2 (en) 2019-06-11 2022-10-18 Asm Ip Holding B.V. Method of forming an electronic structure using reforming gas, system for performing the method, and structure formed using the method
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11482412B2 (en) 2018-01-19 2022-10-25 Asm Ip Holding B.V. Method for depositing a gap-fill layer by plasma-assisted deposition
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
US11482418B2 (en) 2018-02-20 2022-10-25 Asm Ip Holding B.V. Substrate processing method and apparatus
US11488819B2 (en) 2018-12-04 2022-11-01 Asm Ip Holding B.V. Method of cleaning substrate processing apparatus
US11488854B2 (en) 2020-03-11 2022-11-01 Asm Ip Holding B.V. Substrate handling device with adjustable joints
US11492703B2 (en) 2018-06-27 2022-11-08 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11495459B2 (en) 2019-09-04 2022-11-08 Asm Ip Holding B.V. Methods for selective deposition using a sacrificial capping layer
US11499226B2 (en) 2018-11-02 2022-11-15 Asm Ip Holding B.V. Substrate supporting unit and a substrate processing device including the same
US11501956B2 (en) 2012-10-12 2022-11-15 Asm Ip Holding B.V. Semiconductor reaction chamber showerhead
US11501973B2 (en) 2018-01-16 2022-11-15 Asm Ip Holding B.V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
US11499222B2 (en) 2018-06-27 2022-11-15 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
US11515188B2 (en) 2019-05-16 2022-11-29 Asm Ip Holding B.V. Wafer boat handling device, vertical batch furnace and method
US11515187B2 (en) 2020-05-01 2022-11-29 Asm Ip Holding B.V. Fast FOUP swapping with a FOUP handler
US11521851B2 (en) 2020-02-03 2022-12-06 Asm Ip Holding B.V. Method of forming structures including a vanadium or indium layer
US11527400B2 (en) 2019-08-23 2022-12-13 Asm Ip Holding B.V. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
US11527403B2 (en) 2019-12-19 2022-12-13 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11530483B2 (en) 2018-06-21 2022-12-20 Asm Ip Holding B.V. Substrate processing system
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US11530876B2 (en) 2020-04-24 2022-12-20 Asm Ip Holding B.V. Vertical batch furnace assembly comprising a cooling gas supply
US11551912B2 (en) 2020-01-20 2023-01-10 Asm Ip Holding B.V. Method of forming thin film and method of modifying surface of thin film
US11551925B2 (en) 2019-04-01 2023-01-10 Asm Ip Holding B.V. Method for manufacturing a semiconductor device
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
US11557474B2 (en) 2019-07-29 2023-01-17 Asm Ip Holding B.V. Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587821B2 (en) 2017-08-08 2023-02-21 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
US11594450B2 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Method for forming a structure with a hole
US11594600B2 (en) 2019-11-05 2023-02-28 Asm Ip Holding B.V. Structures with doped semiconductor layers and methods and systems for forming same
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
US11605528B2 (en) 2019-07-09 2023-03-14 Asm Ip Holding B.V. Plasma device using coaxial waveguide, and substrate treatment method
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
US11610774B2 (en) 2019-10-02 2023-03-21 Asm Ip Holding B.V. Methods for forming a topographically selective silicon oxide film by a cyclical plasma-enhanced deposition process
US11610775B2 (en) 2016-07-28 2023-03-21 Asm Ip Holding B.V. Method and apparatus for filling a gap
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
US11615970B2 (en) 2019-07-17 2023-03-28 Asm Ip Holding B.V. Radical assist ignition plasma system and method
US11626308B2 (en) 2020-05-13 2023-04-11 Asm Ip Holding B.V. Laser alignment fixture for a reactor system
US11626316B2 (en) 2019-11-20 2023-04-11 Asm Ip Holding B.V. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
US11629407B2 (en) 2019-02-22 2023-04-18 Asm Ip Holding B.V. Substrate processing apparatus and method for processing substrates
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
US11637011B2 (en) 2019-10-16 2023-04-25 Asm Ip Holding B.V. Method of topology-selective film formation of silicon oxide
US11639811B2 (en) 2017-11-27 2023-05-02 Asm Ip Holding B.V. Apparatus including a clean mini environment
US11639548B2 (en) 2019-08-21 2023-05-02 Asm Ip Holding B.V. Film-forming material mixed-gas forming device and film forming device
US11646197B2 (en) 2018-07-03 2023-05-09 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US11646204B2 (en) 2020-06-24 2023-05-09 Asm Ip Holding B.V. Method for forming a layer provided with silicon
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
US11646184B2 (en) 2019-11-29 2023-05-09 Asm Ip Holding B.V. Substrate processing apparatus
US11644758B2 (en) 2020-07-17 2023-05-09 Asm Ip Holding B.V. Structures and methods for use in photolithography
US11649546B2 (en) 2016-07-08 2023-05-16 Asm Ip Holding B.V. Organic reactants for atomic layer deposition
US11658030B2 (en) 2017-03-29 2023-05-23 Asm Ip Holding B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
US11658029B2 (en) 2018-12-14 2023-05-23 Asm Ip Holding B.V. Method of forming a device structure using selective deposition of gallium nitride and system for same
US11658035B2 (en) 2020-06-30 2023-05-23 Asm Ip Holding B.V. Substrate processing method
US11664245B2 (en) 2019-07-16 2023-05-30 Asm Ip Holding B.V. Substrate processing device
US11664267B2 (en) 2019-07-10 2023-05-30 Asm Ip Holding B.V. Substrate support assembly and substrate processing device including the same
US11664199B2 (en) 2018-10-19 2023-05-30 Asm Ip Holding B.V. Substrate processing apparatus and substrate processing method
US11676812B2 (en) 2016-02-19 2023-06-13 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on top/bottom portions
US11674220B2 (en) 2020-07-20 2023-06-13 Asm Ip Holding B.V. Method for depositing molybdenum layers using an underlayer
US11680839B2 (en) 2019-08-05 2023-06-20 Asm Ip Holding B.V. Liquid level sensor for a chemical source vessel
US11688603B2 (en) 2019-07-17 2023-06-27 Asm Ip Holding B.V. Methods of forming silicon germanium structures
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
US11685991B2 (en) 2018-02-14 2023-06-27 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US11705333B2 (en) 2020-05-21 2023-07-18 Asm Ip Holding B.V. Structures including multiple carbon layers and methods of forming and using same
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11725280B2 (en) 2020-08-26 2023-08-15 Asm Ip Holding B.V. Method for forming metal silicon oxide and metal silicon oxynitride layers
US11725277B2 (en) 2011-07-20 2023-08-15 Asm Ip Holding B.V. Pressure transmitter for a semiconductor processing environment
US11735422B2 (en) 2019-10-10 2023-08-22 Asm Ip Holding B.V. Method of forming a photoresist underlayer and structure including same
US11742189B2 (en) 2015-03-12 2023-08-29 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US11742198B2 (en) 2019-03-08 2023-08-29 Asm Ip Holding B.V. Structure including SiOCN layer and method of forming same
US11767589B2 (en) 2020-05-29 2023-09-26 Asm Ip Holding B.V. Substrate processing device
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
US11781221B2 (en) 2019-05-07 2023-10-10 Asm Ip Holding B.V. Chemical source vessel with dip tube
US11795545B2 (en) 2014-10-07 2023-10-24 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US11804388B2 (en) 2018-09-11 2023-10-31 Asm Ip Holding B.V. Substrate processing apparatus and method
US11802338B2 (en) 2017-07-26 2023-10-31 Asm Ip Holding B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US11804364B2 (en) 2020-05-19 2023-10-31 Asm Ip Holding B.V. Substrate processing apparatus
US11810788B2 (en) 2016-11-01 2023-11-07 Asm Ip Holding B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US11814747B2 (en) 2019-04-24 2023-11-14 Asm Ip Holding B.V. Gas-phase reactor system-with a reaction chamber, a solid precursor source vessel, a gas distribution system, and a flange assembly
US11823876B2 (en) 2019-09-05 2023-11-21 Asm Ip Holding B.V. Substrate processing apparatus
US11823866B2 (en) 2020-04-02 2023-11-21 Asm Ip Holding B.V. Thin film forming method
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11827981B2 (en) 2020-10-14 2023-11-28 Asm Ip Holding B.V. Method of depositing material on stepped structure
US11830738B2 (en) 2020-04-03 2023-11-28 Asm Ip Holding B.V. Method for forming barrier layer and method for manufacturing semiconductor device
US11828707B2 (en) 2020-02-04 2023-11-28 Asm Ip Holding B.V. Method and apparatus for transmittance measurements of large articles
US11840761B2 (en) 2019-12-04 2023-12-12 Asm Ip Holding B.V. Substrate processing apparatus
US11848200B2 (en) 2017-05-08 2023-12-19 Asm Ip Holding B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US11876356B2 (en) 2020-03-11 2024-01-16 Asm Ip Holding B.V. Lockout tagout assembly and system and method of using same
US11873557B2 (en) 2020-10-22 2024-01-16 Asm Ip Holding B.V. Method of depositing vanadium metal
US11887857B2 (en) 2020-04-24 2024-01-30 Asm Ip Holding B.V. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
US11885020B2 (en) 2020-12-22 2024-01-30 Asm Ip Holding B.V. Transition metal deposition method
US11885013B2 (en) 2019-12-17 2024-01-30 Asm Ip Holding B.V. Method of forming vanadium nitride layer and structure including the vanadium nitride layer
US11885023B2 (en) 2018-10-01 2024-01-30 Asm Ip Holding B.V. Substrate retaining apparatus, system including the apparatus, and method of using same
US11891696B2 (en) 2020-11-30 2024-02-06 Asm Ip Holding B.V. Injector configured for arrangement within a reaction chamber of a substrate processing apparatus
US11901179B2 (en) 2020-10-28 2024-02-13 Asm Ip Holding B.V. Method and device for depositing silicon onto substrates
US11898243B2 (en) 2020-04-24 2024-02-13 Asm Ip Holding B.V. Method of forming vanadium nitride-containing layer
US11915929B2 (en) 2019-11-26 2024-02-27 Asm Ip Holding B.V. Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
US11923181B2 (en) 2019-11-29 2024-03-05 Asm Ip Holding B.V. Substrate processing apparatus for minimizing the effect of a filling gas during substrate processing
US11923190B2 (en) 2018-07-03 2024-03-05 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US11929251B2 (en) 2019-12-02 2024-03-12 Asm Ip Holding B.V. Substrate processing apparatus having electrostatic chuck and substrate processing method
US11939673B2 (en) 2018-02-23 2024-03-26 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
US11959171B2 (en) 2022-07-18 2024-04-16 Asm Ip Holding B.V. Methods of forming a transition metal containing film on a substrate by a cyclical deposition process

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5185790B2 (en) * 2008-11-27 2013-04-17 株式会社日立ハイテクノロジーズ Plasma processing equipment
US9267742B2 (en) 2010-01-27 2016-02-23 Applied Materials, Inc. Apparatus for controlling the temperature uniformity of a substrate
GB201118339D0 (en) * 2011-10-24 2011-12-07 Cambridge Reactor Design Ltd Heating and cooling apparatus
EP2857786B1 (en) * 2012-05-30 2020-12-23 Kyocera Corporation Flow path member, and heat exchanger and semiconductor manufacturing apparatus using same
US10497606B2 (en) * 2015-02-09 2019-12-03 Applied Materials, Inc. Dual-zone heater for plasma processing
US10586718B2 (en) * 2015-11-11 2020-03-10 Applied Materials, Inc. Cooling base with spiral channels for ESC
JP2018125461A (en) 2017-02-02 2018-08-09 東京エレクトロン株式会社 Workpiece processing device
JP6839624B2 (en) * 2017-07-19 2021-03-10 東京エレクトロン株式会社 Processing device of the object to be processed and inspection method of the processing device
KR102401446B1 (en) * 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
JP7066438B2 (en) 2018-02-13 2022-05-13 東京エレクトロン株式会社 Cooling system
JP7450348B2 (en) * 2018-11-15 2024-03-15 東京エレクトロン株式会社 Vacuum processing equipment
JP2023028187A (en) 2021-08-19 2023-03-03 新光電気工業株式会社 Base plate and substrate fixing device
WO2023043835A1 (en) * 2021-09-16 2023-03-23 Entegris, Inc. Electrostatic chuck and related methods and structures

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5198753A (en) * 1990-06-29 1993-03-30 Digital Equipment Corporation Integrated circuit test fixture and method
US5567267A (en) * 1992-11-20 1996-10-22 Tokyo Electron Limited Method of controlling temperature of susceptor
US5802856A (en) * 1996-07-31 1998-09-08 Stanford University Multizone bake/chill thermal cycling module
US5846375A (en) * 1996-09-26 1998-12-08 Micron Technology, Inc. Area specific temperature control for electrode plates and chucks used in semiconductor processing equipment
US6084215A (en) * 1997-11-05 2000-07-04 Tokyo Electron Limited Semiconductor wafer holder with spring-mounted temperature measurement apparatus disposed therein
US6107608A (en) * 1997-03-24 2000-08-22 Micron Technology, Inc. Temperature controlled spin chuck
US6136163A (en) * 1999-03-05 2000-10-24 Applied Materials, Inc. Apparatus for electro-chemical deposition with thermal anneal chamber
US6184504B1 (en) * 1999-04-13 2001-02-06 Silicon Thermal, Inc. Temperature control system for electronic devices
US6359264B1 (en) * 1998-03-11 2002-03-19 Applied Materials, Inc. Thermal cycling module
US6403491B1 (en) * 2000-11-01 2002-06-11 Applied Materials, Inc. Etch method using a dielectric etch chamber with expanded process window
US6639189B2 (en) * 2001-06-06 2003-10-28 Fsi International, Inc. Heating member for combination heating and chilling apparatus, and methods
US6668570B2 (en) * 2001-05-31 2003-12-30 Kryotech, Inc. Apparatus and method for controlling the temperature of an electronic device under test
US6717113B2 (en) * 2000-03-07 2004-04-06 Asml Holding N.V. Method for substrate thermal management
US6780374B2 (en) * 2000-12-08 2004-08-24 Semitool, Inc. Method and apparatus for processing a microelectronic workpiece at an elevated temperature
US20050045104A1 (en) * 2003-09-03 2005-03-03 Masatsugu Arai Plasma processing apparatus
US7017358B2 (en) * 2003-03-19 2006-03-28 Delta Design, Inc. Apparatus and method for controlling the temperature of an electronic device
US7601224B2 (en) * 2002-03-08 2009-10-13 Asm America, Inc. Method of supporting a substrate in a gas cushion susceptor system

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2117834A (en) * 1937-05-14 1938-05-17 Thomas S Wetter Refrigerating apparatus
US6209333B1 (en) * 1996-01-22 2001-04-03 Rene F. Bascobert Mobile air conditioning system and control mechanism
US5906683A (en) * 1996-04-16 1999-05-25 Applied Materials, Inc. Lid assembly for semiconductor processing chamber
TW439094B (en) * 1998-02-16 2001-06-07 Komatsu Co Ltd Apparatus for controlling temperature of substrate
JP4085694B2 (en) * 2002-02-27 2008-05-14 株式会社デンソー Air conditioner
JP4219641B2 (en) 2002-08-26 2009-02-04 新日鐵化学株式会社 Alkali development type photosensitive resin composition
WO2004025199A1 (en) 2002-09-10 2004-03-25 Tokyo Electron Limited Processing device, and processing device maintenance method
JP2005085802A (en) * 2003-09-04 2005-03-31 Shinwa Controls Co Ltd Susceptor-cooling system
JP2005210080A (en) * 2003-12-25 2005-08-04 Tokyo Electron Ltd Temperature-control method and temperature-control device
JP4191120B2 (en) 2004-09-29 2008-12-03 株式会社日立ハイテクノロジーズ Plasma processing equipment
JP2006005374A (en) 2005-08-08 2006-01-05 Hitachi Ltd Plasma processing apparatus and plasma processing method of wafer
JP5032269B2 (en) * 2007-11-02 2012-09-26 東京エレクトロン株式会社 Temperature adjusting apparatus and temperature adjusting method for substrate to be processed, and plasma processing apparatus including the same

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5198753A (en) * 1990-06-29 1993-03-30 Digital Equipment Corporation Integrated circuit test fixture and method
US5567267A (en) * 1992-11-20 1996-10-22 Tokyo Electron Limited Method of controlling temperature of susceptor
US5802856A (en) * 1996-07-31 1998-09-08 Stanford University Multizone bake/chill thermal cycling module
US5846375A (en) * 1996-09-26 1998-12-08 Micron Technology, Inc. Area specific temperature control for electrode plates and chucks used in semiconductor processing equipment
US6107608A (en) * 1997-03-24 2000-08-22 Micron Technology, Inc. Temperature controlled spin chuck
US6084215A (en) * 1997-11-05 2000-07-04 Tokyo Electron Limited Semiconductor wafer holder with spring-mounted temperature measurement apparatus disposed therein
US6359264B1 (en) * 1998-03-11 2002-03-19 Applied Materials, Inc. Thermal cycling module
US6136163A (en) * 1999-03-05 2000-10-24 Applied Materials, Inc. Apparatus for electro-chemical deposition with thermal anneal chamber
US6184504B1 (en) * 1999-04-13 2001-02-06 Silicon Thermal, Inc. Temperature control system for electronic devices
US6717113B2 (en) * 2000-03-07 2004-04-06 Asml Holding N.V. Method for substrate thermal management
US6403491B1 (en) * 2000-11-01 2002-06-11 Applied Materials, Inc. Etch method using a dielectric etch chamber with expanded process window
US6780374B2 (en) * 2000-12-08 2004-08-24 Semitool, Inc. Method and apparatus for processing a microelectronic workpiece at an elevated temperature
US6668570B2 (en) * 2001-05-31 2003-12-30 Kryotech, Inc. Apparatus and method for controlling the temperature of an electronic device under test
US6639189B2 (en) * 2001-06-06 2003-10-28 Fsi International, Inc. Heating member for combination heating and chilling apparatus, and methods
US7601224B2 (en) * 2002-03-08 2009-10-13 Asm America, Inc. Method of supporting a substrate in a gas cushion susceptor system
US7017358B2 (en) * 2003-03-19 2006-03-28 Delta Design, Inc. Apparatus and method for controlling the temperature of an electronic device
US20050045104A1 (en) * 2003-09-03 2005-03-03 Masatsugu Arai Plasma processing apparatus

Cited By (254)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080289767A1 (en) * 2007-05-23 2008-11-27 Takumi Tandou Plasma processing apparatus
US9368377B2 (en) * 2007-05-23 2016-06-14 Hitachi High-Technologies Corporation Plasma processing apparatus
US20100071405A1 (en) * 2008-09-22 2010-03-25 Industrial Technology Research Institute Two-stage expansion cooling system and evaporator thereof
US8191385B2 (en) * 2008-09-22 2012-06-05 Industrial Technology Research Institute Two-stage expansion cooling system and evaporator thereof
US20120042669A1 (en) * 2009-06-03 2012-02-23 E.I. Du Pont De Nemours And Company Chiller apparatus containing cis-1,1,1,4,4,4-hexafluoro-2-butene and methods of producing cooling therein
CN102804931A (en) * 2009-06-19 2012-11-28 东京毅力科创株式会社 Plasma Processing Device And Cooling Device For Plasma Processing Devices
US8833089B2 (en) * 2009-06-24 2014-09-16 Hitachi High-Technologies Corporation Plasma processing apparatus and maintenance method therefor
US20100326094A1 (en) * 2009-06-24 2010-12-30 Takumi Tandou Plasma processing apparatus and maintenance method therefor
US9070724B2 (en) 2009-12-04 2015-06-30 Hitachi High-Technologies Corp. Vacuum processing apparatus and plasma processing apparatus with temperature control function for wafer stage
US8349127B2 (en) * 2009-12-04 2013-01-08 Hitachi High-Technologies Corporation Vacuum processing apparatus and plasma processing apparatus with temperature control function for wafer stage
US20110132541A1 (en) * 2009-12-04 2011-06-09 Takumi Tandou Vacuum processing apparatus and plasma processing apparatus with temperature control function for wafer stage
CN102870503A (en) * 2010-06-11 2013-01-09 应用材料公司 Temperature controlled plasma processing chamber component with zone dependent thermal efficiencies
US11725277B2 (en) 2011-07-20 2023-08-15 Asm Ip Holding B.V. Pressure transmitter for a semiconductor processing environment
US20140004706A1 (en) * 2012-06-28 2014-01-02 Hitachi High-Technologies Corporation Plasma processing apparatus and plasma processing method
US9704731B2 (en) 2012-06-28 2017-07-11 Hitachi High-Technologies Corporation Plasma processing apparatus and plasma processing method
US11501956B2 (en) 2012-10-12 2022-11-15 Asm Ip Holding B.V. Semiconductor reaction chamber showerhead
US20140165913A1 (en) * 2012-12-17 2014-06-19 Samsung Display Co., Ltd. Deposition source and deposition apparatus including the same
US10818481B2 (en) * 2013-11-11 2020-10-27 Applied Materials, Inc. Smart device fabrication via precision patterning
US20160329195A1 (en) * 2013-11-11 2016-11-10 Jennifer Sun Smart device fabrication via precision patterning
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US11795545B2 (en) 2014-10-07 2023-10-24 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US11742189B2 (en) 2015-03-12 2023-08-29 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US11242598B2 (en) 2015-06-26 2022-02-08 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US11233133B2 (en) 2015-10-21 2022-01-25 Asm Ip Holding B.V. NbMC layers
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US11956977B2 (en) 2015-12-29 2024-04-09 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US11676812B2 (en) 2016-02-19 2023-06-13 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on top/bottom portions
US11101370B2 (en) 2016-05-02 2021-08-24 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US10964577B2 (en) 2016-05-13 2021-03-30 Toto Ltd. Electrostatic chuck
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
US11094582B2 (en) 2016-07-08 2021-08-17 Asm Ip Holding B.V. Selective deposition method to form air gaps
US11649546B2 (en) 2016-07-08 2023-05-16 Asm Ip Holding B.V. Organic reactants for atomic layer deposition
US11749562B2 (en) 2016-07-08 2023-09-05 Asm Ip Holding B.V. Selective deposition method to form air gaps
US11205585B2 (en) 2016-07-28 2021-12-21 Asm Ip Holding B.V. Substrate processing apparatus and method of operating the same
US11107676B2 (en) 2016-07-28 2021-08-31 Asm Ip Holding B.V. Method and apparatus for filling a gap
US11610775B2 (en) 2016-07-28 2023-03-21 Asm Ip Holding B.V. Method and apparatus for filling a gap
US11694892B2 (en) 2016-07-28 2023-07-04 Asm Ip Holding B.V. Method and apparatus for filling a gap
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US11810788B2 (en) 2016-11-01 2023-11-07 Asm Ip Holding B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US11396702B2 (en) 2016-11-15 2022-07-26 Asm Ip Holding B.V. Gas supply unit and substrate processing apparatus including the gas supply unit
US11222772B2 (en) 2016-12-14 2022-01-11 Asm Ip Holding B.V. Substrate processing apparatus
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
US11851755B2 (en) 2016-12-15 2023-12-26 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11001925B2 (en) 2016-12-19 2021-05-11 Asm Ip Holding B.V. Substrate processing apparatus
US11251035B2 (en) 2016-12-22 2022-02-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US11410851B2 (en) 2017-02-15 2022-08-09 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US11658030B2 (en) 2017-03-29 2023-05-23 Asm Ip Holding B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
US11848200B2 (en) 2017-05-08 2023-12-19 Asm Ip Holding B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US11164955B2 (en) 2017-07-18 2021-11-02 Asm Ip Holding B.V. Methods for forming a semiconductor device structure and related semiconductor device structures
US11695054B2 (en) 2017-07-18 2023-07-04 Asm Ip Holding B.V. Methods for forming a semiconductor device structure and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11004977B2 (en) 2017-07-19 2021-05-11 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11802338B2 (en) 2017-07-26 2023-10-31 Asm Ip Holding B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US11587821B2 (en) 2017-08-08 2023-02-21 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US11417545B2 (en) 2017-08-08 2022-08-16 Asm Ip Holding B.V. Radiation shield
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11581220B2 (en) 2017-08-30 2023-02-14 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
US11069510B2 (en) 2017-08-30 2021-07-20 Asm Ip Holding B.V. Substrate processing apparatus
US11387120B2 (en) 2017-09-28 2022-07-12 Asm Ip Holding B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US11094546B2 (en) 2017-10-05 2021-08-17 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
US11127617B2 (en) 2017-11-27 2021-09-21 Asm Ip Holding B.V. Storage device for storing wafer cassettes for use with a batch furnace
US11639811B2 (en) 2017-11-27 2023-05-02 Asm Ip Holding B.V. Apparatus including a clean mini environment
US11682572B2 (en) 2017-11-27 2023-06-20 Asm Ip Holdings B.V. Storage device for storing wafer cassettes for use with a batch furnace
US11501973B2 (en) 2018-01-16 2022-11-15 Asm Ip Holding B.V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
US11482412B2 (en) 2018-01-19 2022-10-25 Asm Ip Holding B.V. Method for depositing a gap-fill layer by plasma-assisted deposition
US11393690B2 (en) 2018-01-19 2022-07-19 Asm Ip Holding B.V. Deposition method
US11735414B2 (en) 2018-02-06 2023-08-22 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US11685991B2 (en) 2018-02-14 2023-06-27 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US11387106B2 (en) 2018-02-14 2022-07-12 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US11482418B2 (en) 2018-02-20 2022-10-25 Asm Ip Holding B.V. Substrate processing method and apparatus
US11939673B2 (en) 2018-02-23 2024-03-26 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
US11398382B2 (en) 2018-03-27 2022-07-26 Asm Ip Holding B.V. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US11469098B2 (en) 2018-05-08 2022-10-11 Asm Ip Holding B.V. Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US11361990B2 (en) 2018-05-28 2022-06-14 Asm Ip Holding B.V. Substrate processing method and device manufactured by using the same
US11908733B2 (en) 2018-05-28 2024-02-20 Asm Ip Holding B.V. Substrate processing method and device manufactured by using the same
US11837483B2 (en) 2018-06-04 2023-12-05 Asm Ip Holding B.V. Wafer handling chamber with moisture reduction
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11270899B2 (en) 2018-06-04 2022-03-08 Asm Ip Holding B.V. Wafer handling chamber with moisture reduction
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
US11296189B2 (en) 2018-06-21 2022-04-05 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
US11530483B2 (en) 2018-06-21 2022-12-20 Asm Ip Holding B.V. Substrate processing system
US11814715B2 (en) 2018-06-27 2023-11-14 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11492703B2 (en) 2018-06-27 2022-11-08 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11499222B2 (en) 2018-06-27 2022-11-15 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11952658B2 (en) 2018-06-27 2024-04-09 Asm Ip Holding B.V. Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US11168395B2 (en) 2018-06-29 2021-11-09 Asm Ip Holding B.V. Temperature-controlled flange and reactor system including same
US11923190B2 (en) 2018-07-03 2024-03-05 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US11646197B2 (en) 2018-07-03 2023-05-09 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US11244839B2 (en) 2018-08-27 2022-02-08 Samsung Electronics Co., Ltd. Plasma processing apparatus
US11804388B2 (en) 2018-09-11 2023-10-31 Asm Ip Holding B.V. Substrate processing apparatus and method
US11274369B2 (en) 2018-09-11 2022-03-15 Asm Ip Holding B.V. Thin film deposition method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
US11885023B2 (en) 2018-10-01 2024-01-30 Asm Ip Holding B.V. Substrate retaining apparatus, system including the apparatus, and method of using same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US11414760B2 (en) 2018-10-08 2022-08-16 Asm Ip Holding B.V. Substrate support unit, thin film deposition apparatus including the same, and substrate processing apparatus including the same
US11664199B2 (en) 2018-10-19 2023-05-30 Asm Ip Holding B.V. Substrate processing apparatus and substrate processing method
US11251068B2 (en) 2018-10-19 2022-02-15 Asm Ip Holding B.V. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11735445B2 (en) 2018-10-31 2023-08-22 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11866823B2 (en) 2018-11-02 2024-01-09 Asm Ip Holding B.V. Substrate supporting unit and a substrate processing device including the same
US11499226B2 (en) 2018-11-02 2022-11-15 Asm Ip Holding B.V. Substrate supporting unit and a substrate processing device including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US11411088B2 (en) 2018-11-16 2022-08-09 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US11244825B2 (en) 2018-11-16 2022-02-08 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US11798999B2 (en) 2018-11-16 2023-10-24 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
US11488819B2 (en) 2018-12-04 2022-11-01 Asm Ip Holding B.V. Method of cleaning substrate processing apparatus
US11769670B2 (en) 2018-12-13 2023-09-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
US11658029B2 (en) 2018-12-14 2023-05-23 Asm Ip Holding B.V. Method of forming a device structure using selective deposition of gallium nitride and system for same
US11390946B2 (en) 2019-01-17 2022-07-19 Asm Ip Holding B.V. Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
US11171025B2 (en) 2019-01-22 2021-11-09 Asm Ip Holding B.V. Substrate processing device
US11127589B2 (en) 2019-02-01 2021-09-21 Asm Ip Holding B.V. Method of topology-selective film formation of silicon oxide
US11342216B2 (en) 2019-02-20 2022-05-24 Asm Ip Holding B.V. Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
US11251040B2 (en) 2019-02-20 2022-02-15 Asm Ip Holding B.V. Cyclical deposition method including treatment step and apparatus for same
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
US11615980B2 (en) 2019-02-20 2023-03-28 Asm Ip Holding B.V. Method and apparatus for filling a recess formed within a substrate surface
US11227789B2 (en) 2019-02-20 2022-01-18 Asm Ip Holding B.V. Method and apparatus for filling a recess formed within a substrate surface
US11798834B2 (en) 2019-02-20 2023-10-24 Asm Ip Holding B.V. Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
US11629407B2 (en) 2019-02-22 2023-04-18 Asm Ip Holding B.V. Substrate processing apparatus and method for processing substrates
US11742198B2 (en) 2019-03-08 2023-08-29 Asm Ip Holding B.V. Structure including SiOCN layer and method of forming same
US11424119B2 (en) 2019-03-08 2022-08-23 Asm Ip Holding B.V. Method for selective deposition of silicon nitride layer and structure including selectively-deposited silicon nitride layer
US11901175B2 (en) 2019-03-08 2024-02-13 Asm Ip Holding B.V. Method for selective deposition of silicon nitride layer and structure including selectively-deposited silicon nitride layer
US11114294B2 (en) 2019-03-08 2021-09-07 Asm Ip Holding B.V. Structure including SiOC layer and method of forming same
US11378337B2 (en) 2019-03-28 2022-07-05 Asm Ip Holding B.V. Door opener and substrate processing apparatus provided therewith
US11551925B2 (en) 2019-04-01 2023-01-10 Asm Ip Holding B.V. Method for manufacturing a semiconductor device
US11447864B2 (en) 2019-04-19 2022-09-20 Asm Ip Holding B.V. Layer forming method and apparatus
US11814747B2 (en) 2019-04-24 2023-11-14 Asm Ip Holding B.V. Gas-phase reactor system-with a reaction chamber, a solid precursor source vessel, a gas distribution system, and a flange assembly
US11289326B2 (en) 2019-05-07 2022-03-29 Asm Ip Holding B.V. Method for reforming amorphous carbon polymer film
US11781221B2 (en) 2019-05-07 2023-10-10 Asm Ip Holding B.V. Chemical source vessel with dip tube
US11355338B2 (en) 2019-05-10 2022-06-07 Asm Ip Holding B.V. Method of depositing material onto a surface and structure formed according to the method
US11515188B2 (en) 2019-05-16 2022-11-29 Asm Ip Holding B.V. Wafer boat handling device, vertical batch furnace and method
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
US11453946B2 (en) 2019-06-06 2022-09-27 Asm Ip Holding B.V. Gas-phase reactor system including a gas detector
US11345999B2 (en) 2019-06-06 2022-05-31 Asm Ip Holding B.V. Method of using a gas-phase reactor system including analyzing exhausted gas
US11476109B2 (en) 2019-06-11 2022-10-18 Asm Ip Holding B.V. Method of forming an electronic structure using reforming gas, system for performing the method, and structure formed using the method
US11908684B2 (en) 2019-06-11 2024-02-20 Asm Ip Holding B.V. Method of forming an electronic structure using reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
US11390945B2 (en) 2019-07-03 2022-07-19 Asm Ip Holding B.V. Temperature control assembly for substrate processing apparatus and method of using same
US11746414B2 (en) 2019-07-03 2023-09-05 Asm Ip Holding B.V. Temperature control assembly for substrate processing apparatus and method of using same
US11605528B2 (en) 2019-07-09 2023-03-14 Asm Ip Holding B.V. Plasma device using coaxial waveguide, and substrate treatment method
US11664267B2 (en) 2019-07-10 2023-05-30 Asm Ip Holding B.V. Substrate support assembly and substrate processing device including the same
US11664245B2 (en) 2019-07-16 2023-05-30 Asm Ip Holding B.V. Substrate processing device
US11615970B2 (en) 2019-07-17 2023-03-28 Asm Ip Holding B.V. Radical assist ignition plasma system and method
US11688603B2 (en) 2019-07-17 2023-06-27 Asm Ip Holding B.V. Methods of forming silicon germanium structures
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
US11282698B2 (en) 2019-07-19 2022-03-22 Asm Ip Holding B.V. Method of forming topology-controlled amorphous carbon polymer film
US11557474B2 (en) 2019-07-29 2023-01-17 Asm Ip Holding B.V. Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
US11443926B2 (en) 2019-07-30 2022-09-13 Asm Ip Holding B.V. Substrate processing apparatus
US11430640B2 (en) 2019-07-30 2022-08-30 Asm Ip Holding B.V. Substrate processing apparatus
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11876008B2 (en) 2019-07-31 2024-01-16 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11680839B2 (en) 2019-08-05 2023-06-20 Asm Ip Holding B.V. Liquid level sensor for a chemical source vessel
US20210043476A1 (en) * 2019-08-09 2021-02-11 Tokyo Electron Limited Placing table and substrate processing apparatus
US11791177B2 (en) * 2019-08-09 2023-10-17 Tokyo Electron Limited Placing table including heat exchange medium path and substrate processing apparatus thereof
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
US11639548B2 (en) 2019-08-21 2023-05-02 Asm Ip Holding B.V. Film-forming material mixed-gas forming device and film forming device
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
US11594450B2 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Method for forming a structure with a hole
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
US11898242B2 (en) 2019-08-23 2024-02-13 Asm Ip Holding B.V. Methods for forming a polycrystalline molybdenum film over a surface of a substrate and related structures including a polycrystalline molybdenum film
US11527400B2 (en) 2019-08-23 2022-12-13 Asm Ip Holding B.V. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
US11827978B2 (en) 2019-08-23 2023-11-28 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
US11495459B2 (en) 2019-09-04 2022-11-08 Asm Ip Holding B.V. Methods for selective deposition using a sacrificial capping layer
US11823876B2 (en) 2019-09-05 2023-11-21 Asm Ip Holding B.V. Substrate processing apparatus
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
US11610774B2 (en) 2019-10-02 2023-03-21 Asm Ip Holding B.V. Methods for forming a topographically selective silicon oxide film by a cyclical plasma-enhanced deposition process
US11339476B2 (en) 2019-10-08 2022-05-24 Asm Ip Holding B.V. Substrate processing device having connection plates, substrate processing method
US11735422B2 (en) 2019-10-10 2023-08-22 Asm Ip Holding B.V. Method of forming a photoresist underlayer and structure including same
US11637011B2 (en) 2019-10-16 2023-04-25 Asm Ip Holding B.V. Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
US11315794B2 (en) 2019-10-21 2022-04-26 Asm Ip Holding B.V. Apparatus and methods for selectively etching films
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
US11594600B2 (en) 2019-11-05 2023-02-28 Asm Ip Holding B.V. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
US11626316B2 (en) 2019-11-20 2023-04-11 Asm Ip Holding B.V. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
US11401605B2 (en) 2019-11-26 2022-08-02 Asm Ip Holding B.V. Substrate processing apparatus
US11915929B2 (en) 2019-11-26 2024-02-27 Asm Ip Holding B.V. Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
US11923181B2 (en) 2019-11-29 2024-03-05 Asm Ip Holding B.V. Substrate processing apparatus for minimizing the effect of a filling gas during substrate processing
US11646184B2 (en) 2019-11-29 2023-05-09 Asm Ip Holding B.V. Substrate processing apparatus
US11929251B2 (en) 2019-12-02 2024-03-12 Asm Ip Holding B.V. Substrate processing apparatus having electrostatic chuck and substrate processing method
US11840761B2 (en) 2019-12-04 2023-12-12 Asm Ip Holding B.V. Substrate processing apparatus
US11885013B2 (en) 2019-12-17 2024-01-30 Asm Ip Holding B.V. Method of forming vanadium nitride layer and structure including the vanadium nitride layer
US11527403B2 (en) 2019-12-19 2022-12-13 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11551912B2 (en) 2020-01-20 2023-01-10 Asm Ip Holding B.V. Method of forming thin film and method of modifying surface of thin film
US11521851B2 (en) 2020-02-03 2022-12-06 Asm Ip Holding B.V. Method of forming structures including a vanadium or indium layer
US11828707B2 (en) 2020-02-04 2023-11-28 Asm Ip Holding B.V. Method and apparatus for transmittance measurements of large articles
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
US11488854B2 (en) 2020-03-11 2022-11-01 Asm Ip Holding B.V. Substrate handling device with adjustable joints
US11876356B2 (en) 2020-03-11 2024-01-16 Asm Ip Holding B.V. Lockout tagout assembly and system and method of using same
US11837494B2 (en) 2020-03-11 2023-12-05 Asm Ip Holding B.V. Substrate handling device with adjustable joints
US11823866B2 (en) 2020-04-02 2023-11-21 Asm Ip Holding B.V. Thin film forming method
US11830738B2 (en) 2020-04-03 2023-11-28 Asm Ip Holding B.V. Method for forming barrier layer and method for manufacturing semiconductor device
US11437241B2 (en) 2020-04-08 2022-09-06 Asm Ip Holding B.V. Apparatus and methods for selectively etching silicon oxide films
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11898243B2 (en) 2020-04-24 2024-02-13 Asm Ip Holding B.V. Method of forming vanadium nitride-containing layer
US11530876B2 (en) 2020-04-24 2022-12-20 Asm Ip Holding B.V. Vertical batch furnace assembly comprising a cooling gas supply
US11887857B2 (en) 2020-04-24 2024-01-30 Asm Ip Holding B.V. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
US11798830B2 (en) 2020-05-01 2023-10-24 Asm Ip Holding B.V. Fast FOUP swapping with a FOUP handler
US11515187B2 (en) 2020-05-01 2022-11-29 Asm Ip Holding B.V. Fast FOUP swapping with a FOUP handler
US11626308B2 (en) 2020-05-13 2023-04-11 Asm Ip Holding B.V. Laser alignment fixture for a reactor system
US11804364B2 (en) 2020-05-19 2023-10-31 Asm Ip Holding B.V. Substrate processing apparatus
US11705333B2 (en) 2020-05-21 2023-07-18 Asm Ip Holding B.V. Structures including multiple carbon layers and methods of forming and using same
US11767589B2 (en) 2020-05-29 2023-09-26 Asm Ip Holding B.V. Substrate processing device
US11646204B2 (en) 2020-06-24 2023-05-09 Asm Ip Holding B.V. Method for forming a layer provided with silicon
US11658035B2 (en) 2020-06-30 2023-05-23 Asm Ip Holding B.V. Substrate processing method
US11644758B2 (en) 2020-07-17 2023-05-09 Asm Ip Holding B.V. Structures and methods for use in photolithography
US11674220B2 (en) 2020-07-20 2023-06-13 Asm Ip Holding B.V. Method for depositing molybdenum layers using an underlayer
US11725280B2 (en) 2020-08-26 2023-08-15 Asm Ip Holding B.V. Method for forming metal silicon oxide and metal silicon oxynitride layers
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
US11827981B2 (en) 2020-10-14 2023-11-28 Asm Ip Holding B.V. Method of depositing material on stepped structure
US11873557B2 (en) 2020-10-22 2024-01-16 Asm Ip Holding B.V. Method of depositing vanadium metal
US11901179B2 (en) 2020-10-28 2024-02-13 Asm Ip Holding B.V. Method and device for depositing silicon onto substrates
US11891696B2 (en) 2020-11-30 2024-02-06 Asm Ip Holding B.V. Injector configured for arrangement within a reaction chamber of a substrate processing apparatus
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
US11885020B2 (en) 2020-12-22 2024-01-30 Asm Ip Holding B.V. Transition metal deposition method
US11961741B2 (en) 2021-03-04 2024-04-16 Asm Ip Holding B.V. Method for fabricating layer structure having target topological profile
US11959168B2 (en) 2021-04-26 2024-04-16 Asm Ip Holding B.V. Solid source precursor vessel
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
US11959171B2 (en) 2022-07-18 2024-04-16 Asm Ip Holding B.V. Methods of forming a transition metal containing film on a substrate by a cyclical deposition process

Also Published As

Publication number Publication date
JP2008186856A (en) 2008-08-14
JP4564973B2 (en) 2010-10-20
US8955579B2 (en) 2015-02-17
US20110207243A1 (en) 2011-08-25

Similar Documents

Publication Publication Date Title
US8955579B2 (en) Plasma processing apparatus and plasma processing method
US8426764B2 (en) Plasma processing apparatus and plasma processing method
US9368377B2 (en) Plasma processing apparatus
JP4886876B2 (en) Plasma processing apparatus and plasma processing method
US7838792B2 (en) Plasma processing apparatus capable of adjusting temperature of sample stand
US20100126666A1 (en) Plasma processing apparatus
JP4969259B2 (en) Plasma processing equipment
TWI440079B (en) Temperature control method and processing device of the temperature control device and the stage of the stage and the temperature control program of the stage
JP5546552B2 (en) Improved substrate temperature control by liquid controlled multi-region substrate support
TWI521595B (en) Plasma processing device and plasma processing method
JP5416748B2 (en) Plasma processing equipment
US20090065145A1 (en) Plasma Processing Apparatus And Method Capable Of Adjusting Temperature Within Sample Table
US10128141B2 (en) Plasma processing apparatus and plasma processing method
JP3592582B2 (en) Sputtering equipment and method for manufacturing semiconductor device
US8034181B2 (en) Plasma processing apparatus
US20190326139A1 (en) Ceramic wafer heater having cooling channels with minimum fluid drag
JP5762704B2 (en) Substrate processing apparatus and temperature control method
JP2005083593A (en) Susceptor cooling system

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION