US20080017410A1 - Method for forming a plated microvia interconnect - Google Patents
Method for forming a plated microvia interconnect Download PDFInfo
- Publication number
- US20080017410A1 US20080017410A1 US11/866,163 US86616307A US2008017410A1 US 20080017410 A1 US20080017410 A1 US 20080017410A1 US 86616307 A US86616307 A US 86616307A US 2008017410 A1 US2008017410 A1 US 2008017410A1
- Authority
- US
- United States
- Prior art keywords
- microvia
- copper
- edl
- layer
- bottom wall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3485—Applying solder paste, slurry or powder
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09436—Pads or lands on permanent coating which covers the other conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09863—Concave hole or via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/043—Reflowing of solder coated conductors, not during connection of components, e.g. reflowing solder paste
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to interconnect structures, and more specifically relates to a receptor pad for use in a chip carrier package.
- An IC chip package comprises a relatively small IC device encapsulated in a larger package, which is more suitable for use in the industry.
- the “larger” IC chip package includes external connectors (e.g., a ball grid array) suitable for electrical communication with a traditional circuit board.
- the smaller IC device which comprises much smaller connectors, resides within the IC chip package on a landing area or laminate.
- the IC chip package must provide a relatively small landing area as well as a system for internally routing signals between external package connectors and internal IC device connectors.
- a landing area comprised of a circuitized substrate or laminate is provided having a set of internal (high density) receptor pads. Circuit lines within the substrate route the signals from external connectors, which are in communication with external devices, to the receptor pads on a landing area, which connect with the IC device. Connection between the landing area and IC device is generally achieved by soldering. Solder techniques are well known in the art and examples are found in U.S. Pat. No. 5,597,469 issued on Jan. 28, 1997 to Caret' et al., and assigned to International Business Machines.
- the circuitized substrate must provide a high number of receptor pads in a very small surface area. This is becoming more difficult to achieve with present design techniques. Specifically, because solder cannot wet down onto non-metal and/or organic materials, receptor pads must be designed with an adequate metal surface to ensure attachment. If such a surface is not provided, solder often fails to properly wet the pads and becomes inadvertently removed from the pad during subsequent reflow and wash processes.
- the most common pad structure to ensure adequate metal surface comprises a “dog bone” structure that utilizes a flat pad attached to an adjacent via. Unfortunately, these structures take up a lot of surface area.
- the present invention provides a method for forming a receptor pad on a laminate, comprising the steps of: providing a circuitized substrate that includes a surface having a conductive element; mounting an external dielectric layer (EDL) on the surface; forming an opening in the EDL to expose the conductive element and create a microvia; treating an interior side wall surface of the microvia to promote copper adhesion; and electroplating the microvia with copper.
- EDL external dielectric layer
- a resist process is used to define and finalize the receptor pad. Thereafter, a wet solder paste may be deposited on the receptor pads followed by a reflowing and washing step to create a reliable solder bump.
- the invention also comprises a laminate having a receptor pad formed thereon, comprising: a circuitized substrate having a conductive element on a surface; an EDL mounted on the circuitized substrate, the EDL having an opening positioned above the conductive element to form a microvia; and an electroplated layer deposited within the microvia.
- FIG. 1 depicts a cross-section of a IC chip package in accordance with a preferred embodiment of the present invention
- FIG. 2 depicts a cross-section of a laminate in accordance with a preferred embodiment of the present invention
- FIG. 3 depicts a cross-section of a receptor pad in accordance with a preferred embodiment of the present invention.
- FIG. 4 depicts a flow chart of a method of fabricating a receptor pad in accordance with a preferred embodiment of the present invention.
- FIG. 1 depicts a cross-section of a integrated circuit chip package 10 .
- the integrated circuit chip package 10 includes a chip 12 , a laminate 14 , connections 16 that interconnect the laminate 14 with the chip 12 , a cover plate 20 , a stiffener 24 , adhesives 26 and 28 , an encapsulation material 22 , and a ball grid array (BGA) structure 18 . While this preferred embodiment deals generally with the electrical interconnect between laminate 14 and chip 12 within a chip package, it is understood that the structure and methods described herein could be used on any planarized surface that provides component interconnections. Moreover, the figures are provided primarily for explanation purposes, and are not necessarily drawn to scale.
- the laminate 14 is depicted in detail, and includes receptor pads 30 on a top surface, BGA pads 32 on a bottom surface, a circuitized substrate 31 , and an external dielectric layer (EDL) 34 mounted on the top surface of the circuitized substrate 31 .
- EDL 34 may comprise a mask, a redistribution build-up layer, or any dielectric material that can insulate the top of the circuitized substrate 31 and include an adequate thickness for the purposes described herein.
- the circuitized substrate 31 comprises circuits 36 (e.g., voltage planes, ground planes, signal planes, vias, etc.) that electrically redirect electrical signals from BGA pads 32 to receptor pads 30 .
- laminate 14 includes a multilayer structure that provides an electrical transition between relatively small receptor pads 30 (to handle the IC device) and relatively large BOA pads 32 (for surface mount connections).
- EDL 34 which provides an insulative surface on the laminate 14 , may be comprised of any dielectric material, such as epoxy, plastic, etc.
- the dielectric material may comprise an organic make-up.
- the EDL 34 may be affixed/created with any known method, such as with a “spray-on” application, liquid screening, attachable film, etc. While the preferred thickness will be on the order of 2 mils, the resulting EDL can be any desired thickness.
- In the EDL 34 is an opening 40 having side wall surfaces 42 .
- the side walls can be oriented in a generally perpendicular fashion, or angled. Openings 40 can be created using any technique, including laser ablating, plasma etching, and photo imaging.
- Conductive element 38 is one of many conductors residing within the circuitized substrate 39 , and could be any type of electrical conductor, such as a wire, signal plane, voltage/ground plane, via, etc.
- the receptor pad 30 is comprised of a microvia formed within an opening 40 in the EDL 34 .
- the microvia includes an electroplated layer 44 of copper that is in contact with conductive element 38 .
- the layer 44 could fill the entire microvia structure. Copper plating of the microvias could also be achieved by using an electroless copper plating process, as opposed to electroplating. Alternatively, the microvia structure could be filled with an additional conductive material, such as conductive paste, silver, copper, etc.
- the electroplated layer 44 further comprises a lip 45 that overlaps the surface of the EDL 34 .
- the receptor pad 30 is designed to receive a solder deposit or bump 46 , that extends above the EDL.
- this invention utilizes a metallically plated microvia to provide a surface that will reliably receive and maintain solder bump 46 . Without the plating, solder will not reliably flow over and adhere to the EDL walls, particularly if the EDL is comprised of an organic material.
- a reliable system for attaching the electroplated layer 44 to the interior surface of the EDL 34 opening must likewise be implemented. Accordingly, the present invention provides a treated interior side wall surface 42 that is used to ensure adhesion of the plating 44 .
- the interior side wall surface 42 is treated in any known manner that will promote copper adhesion.
- the interior wall 42 may include a surface that is “roughened” to enhance the adhesion of the electroplating 44 to the EDL 34 . Roughening may be achieved with, for example, a mechanical or a chemical process such as mechanical scrubbing, epoxy etching or plasma sanding.
- a flow chart describing the method for fabricating the receptor pads 30 and solder bump 46 is described.
- a circuitized substrate 39 with conductive elements on the surface is provided.
- a EDL 34 is mounted on the surface of the circuitized structure 39 such that EDL openings expose the desired conductive elements and create microvias.
- the interior side wall surfaces of the microvias are treated to enhance copper adhesion.
- the treatment may include, for example, any of the roughening methods described above.
- the interior surfaces of the microvias are electroplated with copper.
- This may be achieved with a multi-step “plate-up” process that includes the application of a copper seed layer, followed by a full plating operation.
- the application of the seed layer may be accomplished with an electroless strike process that applies copper seeding to the treated side wall surfaces.
- Full panel electroplating with acid copper can then be used to finish the plating.
- This plating process may be accomplished with a bath process utilizing dip tanks, or any other known plating methods.
- an electroless plating methodology could likewise be used.
- the result is a microvia (as well as the laminate surface) lined with metal plating. While the thickness of the plating may vary depending upon the particular application, this preferred embodiment contemplates a thickness of about 1 mil on the side walls and 0.7 mils on the bottom.
- microvia could be filled with a conductive material as described above.
- the structure of the receptor pads are formed and finalized with a resist process to etch the pad.
- This process creates discrete pads on the laminate surface and eliminates copper from the laminate surface where it is not desired.
- Any known photo resist process to define the pads may be used, including the plate up and etch method described, or by using an additive or semi additive pattern plating process using electroless copper plating. Because the resultant microvia sidewalls have metal rather than bare epoxy, solder paste can wet down to the pad eliminating unreliable connections.
- solder paste may be applied to the receptor pads to provide solder bumps.
- One method for applying solder paste to the receptor pads involves a “flip chip” screen printing process. This process utilizes a solder screen printer, which is an automated tool used to deposit wet solder paste onto a card or any fine pitch, micro BGA, or chip carrier site.
- the screen printer utilizes a framed metal mask (stencil) with apertures in the same pattern array as the carrier.
- Typical BGA stencils are 8 mils thick with 30 mil diameter apertures. For this preferred embodiment, a 2 mil thick stencil with a 5-6 mil diameter aperture may be used.
- the screen printer may utilize a high magnification vision system to align up the carrier with the stencil. After alignment is complete, a camera moves to the side and the carrier is automatically pushed up to the stencil thereby aligning the pads on the carrier to the stencil. Solder paste is applied to the stencil and squeegee blades or a printing head comes down in contact with the stencil, sweeping across, and depositing the wet solder onto the carrier. The carrier comes down away and out from the stencil and is removed. This process may be repeated multiple times. The carrier may then reflowed and washed and a visual inspection may be performed to inspect for missing bumps. Because the microvias are plated up (approximately 0.7 mils thickness in the bottom of the well), the result is a relatively small gap between the top of the receptor pad and the screened solder paste, which provides higher reliability.
Abstract
A method for forming a plated microvia interconnect. An external dielectric layer (EDL) is mounted on a substrate in direct mechanical contact with a conductive element thereon. An opening in the EDL exposes the conductive element and create a microvia in the EDL. A sidewall and bottom wall surface of the microvia are treated to promote adhesion of copper and are plated with a layer of copper that includes a copper layer on a copper seed layer and is in direct mechanical and electrical contact with the conductive element. A wet solder paste is deposited on the layer of copper to overfill a remaining portion of the microvia. The solder paste is reflowed to form a solder bump in and over the remaining portion of the microvia to form the plated microvia interconnect. A stiffener is attached to the EDL using a first adhesive.
Description
- This application is a divisional application claiming priority of Ser. No. 10/281,463, filed on Oct. 25, 2002; which is a divisional of U.S. Pat. No. 6,492,600, issued Dec. 10, 2002.
- 1. Technical Field
- The present invention relates to interconnect structures, and more specifically relates to a receptor pad for use in a chip carrier package.
- 2. Prior Art
- Forming electrical connections between components remains an ongoing challenge in the electronics industry. As sizes decrease, more precision and smaller interconnections are required when attaching components to circuit boards, planar surfaces, substrates, and the like (collectively referred to herein as “landing areas”). While soldering techniques are widely available to connect components, the ability to provide landing areas with small and reliable receptor pads becomes increasingly difficult.
- One particular application that utilizes high density interconnections involves integrated circuit (IC) chip packaging. An IC chip package comprises a relatively small IC device encapsulated in a larger package, which is more suitable for use in the industry. The “larger” IC chip package includes external connectors (e.g., a ball grid array) suitable for electrical communication with a traditional circuit board. Conversely, the smaller IC device, which comprises much smaller connectors, resides within the IC chip package on a landing area or laminate. Thus, the IC chip package must provide a relatively small landing area as well as a system for internally routing signals between external package connectors and internal IC device connectors.
- In order to achieve this redirection of signals, a landing area comprised of a circuitized substrate or laminate is provided having a set of internal (high density) receptor pads. Circuit lines within the substrate route the signals from external connectors, which are in communication with external devices, to the receptor pads on a landing area, which connect with the IC device. Connection between the landing area and IC device is generally achieved by soldering. Solder techniques are well known in the art and examples are found in U.S. Pat. No. 5,597,469 issued on Jan. 28, 1997 to Caret' et al., and assigned to International Business Machines.
- As noted, given the trend towards smaller IC devices, the circuitized substrate must provide a high number of receptor pads in a very small surface area. This is becoming more difficult to achieve with present design techniques. Specifically, because solder cannot wet down onto non-metal and/or organic materials, receptor pads must be designed with an adequate metal surface to ensure attachment. If such a surface is not provided, solder often fails to properly wet the pads and becomes inadvertently removed from the pad during subsequent reflow and wash processes. The most common pad structure to ensure adequate metal surface comprises a “dog bone” structure that utilizes a flat pad attached to an adjacent via. Unfortunately, these structures take up a lot of surface area.
- Thus, a need exists to provide a receptor pad that can reliably receive solder without requiring an extensive amount of surface area. All of the aforementioned references are hereby incorporated by reference.
- The present invention provides a method for forming a receptor pad on a laminate, comprising the steps of: providing a circuitized substrate that includes a surface having a conductive element; mounting an external dielectric layer (EDL) on the surface; forming an opening in the EDL to expose the conductive element and create a microvia; treating an interior side wall surface of the microvia to promote copper adhesion; and electroplating the microvia with copper.
- Once the microvia is electroplated, a resist process is used to define and finalize the receptor pad. Thereafter, a wet solder paste may be deposited on the receptor pads followed by a reflowing and washing step to create a reliable solder bump.
- The invention also comprises a laminate having a receptor pad formed thereon, comprising: a circuitized substrate having a conductive element on a surface; an EDL mounted on the circuitized substrate, the EDL having an opening positioned above the conductive element to form a microvia; and an electroplated layer deposited within the microvia.
- It is therefore an advantage of the present invention to provide a microvia structure that can be used as a receptor pad and directly receive a solder deposit.
- It is therefore a further advantage of the present invention to provide higher density surface mounting technology by eliminating the need for dog bones and the like.
- It is therefore a further advantage of the present invention to provide a microvia that allows solder to reliably wet thereon.
- The purpose of the foregoing and other aspects and advantages will be better understood from the following detailed description of the invention with reference to the drawings, in which:
-
FIG. 1 depicts a cross-section of a IC chip package in accordance with a preferred embodiment of the present invention; -
FIG. 2 depicts a cross-section of a laminate in accordance with a preferred embodiment of the present invention; -
FIG. 3 depicts a cross-section of a receptor pad in accordance with a preferred embodiment of the present invention; and -
FIG. 4 depicts a flow chart of a method of fabricating a receptor pad in accordance with a preferred embodiment of the present invention. - Referring to figures,
FIG. 1 depicts a cross-section of a integratedcircuit chip package 10. - The integrated
circuit chip package 10 includes achip 12, a laminate 14,connections 16 that interconnect the laminate 14 with thechip 12, acover plate 20, astiffener 24,adhesives encapsulation material 22, and a ball grid array (BGA)structure 18. While this preferred embodiment deals generally with the electrical interconnect betweenlaminate 14 andchip 12 within a chip package, it is understood that the structure and methods described herein could be used on any planarized surface that provides component interconnections. Moreover, the figures are provided primarily for explanation purposes, and are not necessarily drawn to scale. - Referring now to
FIG. 2 , the laminate 14 is depicted in detail, and includesreceptor pads 30 on a top surface,BGA pads 32 on a bottom surface, acircuitized substrate 31, and an external dielectric layer (EDL) 34 mounted on the top surface of thecircuitized substrate 31.EDL 34 may comprise a mask, a redistribution build-up layer, or any dielectric material that can insulate the top of thecircuitized substrate 31 and include an adequate thickness for the purposes described herein. Thecircuitized substrate 31 comprises circuits 36 (e.g., voltage planes, ground planes, signal planes, vias, etc.) that electrically redirect electrical signals fromBGA pads 32 toreceptor pads 30. Accordingly, in addition to providing a “landing area” for the IC device,laminate 14 includes a multilayer structure that provides an electrical transition between relatively small receptor pads 30 (to handle the IC device) and relatively large BOA pads 32 (for surface mount connections). - Referring now to
FIG. 3 , a cross-sectional side view of areceptor pad 30 in accordance with this invention is depicted. Thereceptor pad 30 is formed inlaminate 14, which includes aEDL 34 and acircuitized substrate 39.EDL 34, which provides an insulative surface on the laminate 14, may be comprised of any dielectric material, such as epoxy, plastic, etc. The dielectric material may comprise an organic make-up. TheEDL 34 may be affixed/created with any known method, such as with a “spray-on” application, liquid screening, attachable film, etc. While the preferred thickness will be on the order of 2 mils, the resulting EDL can be any desired thickness. In theEDL 34 is anopening 40 having side wall surfaces 42. The side walls can be oriented in a generally perpendicular fashion, or angled.Openings 40 can be created using any technique, including laser ablating, plasma etching, and photo imaging. On the surface of thecircuitized substrate 39, below theEDL 34, isconductive element 38.Conductive element 38 is one of many conductors residing within thecircuitized substrate 39, and could be any type of electrical conductor, such as a wire, signal plane, voltage/ground plane, via, etc. Thereceptor pad 30 is comprised of a microvia formed within anopening 40 in theEDL 34. The microvia includes anelectroplated layer 44 of copper that is in contact withconductive element 38. While the electroplatedlayer 44 is shown as only a layer within the microvia, thelayer 44 could fill the entire microvia structure. Copper plating of the microvias could also be achieved by using an electroless copper plating process, as opposed to electroplating. Alternatively, the microvia structure could be filled with an additional conductive material, such as conductive paste, silver, copper, etc. The electroplatedlayer 44 further comprises alip 45 that overlaps the surface of theEDL 34. Thereceptor pad 30 is designed to receive a solder deposit or bump 46, that extends above the EDL. - Because a solder deposit or bump 46 (supplied during subsequent reflow processes) will not reliably wet (i.e., remain attached) directly to the interior side walls of the
EDL 34 opening, this invention utilizes a metallically plated microvia to provide a surface that will reliably receive and maintainsolder bump 46. Without the plating, solder will not reliably flow over and adhere to the EDL walls, particularly if the EDL is comprised of an organic material. However, similar to the solder bump, a reliable system for attaching the electroplatedlayer 44 to the interior surface of theEDL 34 opening must likewise be implemented. Accordingly, the present invention provides a treated interiorside wall surface 42 that is used to ensure adhesion of theplating 44. For the preferred embodiment, the interiorside wall surface 42 is treated in any known manner that will promote copper adhesion. For example, theinterior wall 42 may include a surface that is “roughened” to enhance the adhesion of theelectroplating 44 to theEDL 34. Roughening may be achieved with, for example, a mechanical or a chemical process such as mechanical scrubbing, epoxy etching or plasma sanding. - Referring now to
FIG. 4 , a flow chart describing the method for fabricating thereceptor pads 30 andsolder bump 46 is described. First, acircuitized substrate 39 with conductive elements on the surface is provided. Next, aEDL 34 is mounted on the surface of thecircuitized structure 39 such that EDL openings expose the desired conductive elements and create microvias. Next, the interior side wall surfaces of the microvias are treated to enhance copper adhesion. The treatment may include, for example, any of the roughening methods described above. - Next, the interior surfaces of the microvias are electroplated with copper. This may be achieved with a multi-step “plate-up” process that includes the application of a copper seed layer, followed by a full plating operation. The application of the seed layer may be accomplished with an electroless strike process that applies copper seeding to the treated side wall surfaces. Full panel electroplating with acid copper can then be used to finish the plating. This plating process may be accomplished with a bath process utilizing dip tanks, or any other known plating methods. As noted above, an electroless plating methodology could likewise be used. The result is a microvia (as well as the laminate surface) lined with metal plating. While the thickness of the plating may vary depending upon the particular application, this preferred embodiment contemplates a thickness of about 1 mil on the side walls and 0.7 mils on the bottom.
- Alternatively, the microvia could be filled with a conductive material as described above.
- Finally, the structure of the receptor pads are formed and finalized with a resist process to etch the pad. This process creates discrete pads on the laminate surface and eliminates copper from the laminate surface where it is not desired. Any known photo resist process to define the pads may be used, including the plate up and etch method described, or by using an additive or semi additive pattern plating process using electroless copper plating. Because the resultant microvia sidewalls have metal rather than bare epoxy, solder paste can wet down to the pad eliminating unreliable connections.
- Once the pad is complete, a solder paste may be applied to the receptor pads to provide solder bumps. One method for applying solder paste to the receptor pads involves a “flip chip” screen printing process. This process utilizes a solder screen printer, which is an automated tool used to deposit wet solder paste onto a card or any fine pitch, micro BGA, or chip carrier site. The screen printer utilizes a framed metal mask (stencil) with apertures in the same pattern array as the carrier. Typical BGA stencils are 8 mils thick with 30 mil diameter apertures. For this preferred embodiment, a 2 mil thick stencil with a 5-6 mil diameter aperture may be used.
- The screen printer may utilize a high magnification vision system to align up the carrier with the stencil. After alignment is complete, a camera moves to the side and the carrier is automatically pushed up to the stencil thereby aligning the pads on the carrier to the stencil. Solder paste is applied to the stencil and squeegee blades or a printing head comes down in contact with the stencil, sweeping across, and depositing the wet solder onto the carrier. The carrier comes down away and out from the stencil and is removed. This process may be repeated multiple times. The carrier may then reflowed and washed and a visual inspection may be performed to inspect for missing bumps. Because the microvias are plated up (approximately 0.7 mils thickness in the bottom of the well), the result is a relatively small gap between the top of the receptor pad and the screened solder paste, which provides higher reliability.
- While this invention has been described in conjunction with the specific embodiments outlined above, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the preferred embodiments of the invention set forth above are intended to be illustrative, not limiting. Various changes may be made without departing from the spirit and scope of the invention as defined in the following claims.
Claims (6)
1. A method for forming a plated microvia interconnect, comprising:
mounting an external dielectric layer (EDL) on a surface of a substrate such that the EDL is in direct mechanical contact with a conductive element comprised by the surface of the substrate;
forming an opening in the EDL to expose the conductive element and create a microvia in the EDL;
treating a sidewall surface and a bottom wall surface of the microvia to promote adhesion of copper to the sidewall surface and the bottom wall surface;
plating the sidewall surface and the bottom wall surface of the microvia to form a layer of copper on the sidewall surface and the bottom wall surface, wherein the layer of copper is in direct mechanical and electrical contact with the conductive element, wherein said plating comprises: depositing a copper seed layer on the sidewall surface and the bottom wall surface of the microvia; and plating a copper layer on the copper seed layer such that the layer of copper comprises the copper seed layer and the copper layer;
depositing a wet solder paste on the layer of copper to overfill a remaining portion of the microvia;
reflowing the solder paste to form a solder bump in and over the remaining portion of the microvia to form the plated microvia interconnect; and
attaching a stiffener to the EDL using a first adhesive to adhere the stiffener to the EDL.
2. The method of claim 1 , wherein the method further comprises after said reflowing:
visually inspecting the microvia to determine whether the solder bump is missing.
3. The method of claim 1 , wherein the layer of copper has a thickness of about 1 mil on the sidewall surface and a thickness of about 0.7 mils on the bottom wall surface.
4. The method of claim 1 , wherein the method further comprise:
coupling a chip to the substrate by attaching the chip to the solder bump.
5. The method of claim 1 , wherein the method further comprises:
disposing an encapsulation material on the EDL, wherein the encapsulation material is in direct mechanical contact with the first adhesive.
6. The method of claim 1 , wherein the method further comprises:
disposing a cover plate over the stiffener using a second adhesive to adhere the cover plate to the stiffener.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/866,163 US20080017410A1 (en) | 1999-06-28 | 2007-10-02 | Method for forming a plated microvia interconnect |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/340,758 US6492600B1 (en) | 1999-06-28 | 1999-06-28 | Laminate having plated microvia interconnects and method for forming the same |
US10/281,463 US7328506B2 (en) | 1999-06-28 | 2002-10-25 | Method for forming a plated microvia interconnect |
US11/866,163 US20080017410A1 (en) | 1999-06-28 | 2007-10-02 | Method for forming a plated microvia interconnect |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/281,463 Division US7328506B2 (en) | 1999-06-28 | 2002-10-25 | Method for forming a plated microvia interconnect |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080017410A1 true US20080017410A1 (en) | 2008-01-24 |
Family
ID=23334817
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/340,758 Expired - Fee Related US6492600B1 (en) | 1999-06-28 | 1999-06-28 | Laminate having plated microvia interconnects and method for forming the same |
US10/281,463 Expired - Fee Related US7328506B2 (en) | 1999-06-28 | 2002-10-25 | Method for forming a plated microvia interconnect |
US11/866,163 Abandoned US20080017410A1 (en) | 1999-06-28 | 2007-10-02 | Method for forming a plated microvia interconnect |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/340,758 Expired - Fee Related US6492600B1 (en) | 1999-06-28 | 1999-06-28 | Laminate having plated microvia interconnects and method for forming the same |
US10/281,463 Expired - Fee Related US7328506B2 (en) | 1999-06-28 | 2002-10-25 | Method for forming a plated microvia interconnect |
Country Status (1)
Country | Link |
---|---|
US (3) | US6492600B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080099539A1 (en) * | 2004-10-29 | 2008-05-01 | Tay Cheng S | Solder printing process to reduce void formation in a microvia |
US20090218124A1 (en) * | 2008-02-28 | 2009-09-03 | Motorola, Inc. | Method of filling vias with fusible metal |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6492600B1 (en) * | 1999-06-28 | 2002-12-10 | International Business Machines Corporation | Laminate having plated microvia interconnects and method for forming the same |
CA2313551A1 (en) * | 1999-10-21 | 2001-04-21 | International Business Machines Corporation | Wafer integrated rigid support ring |
TWI286826B (en) * | 2001-12-28 | 2007-09-11 | Via Tech Inc | Semiconductor package substrate and process thereof |
US6784544B1 (en) * | 2002-06-25 | 2004-08-31 | Micron Technology, Inc. | Semiconductor component having conductors with wire bondable metalization layers |
US7253510B2 (en) | 2003-01-16 | 2007-08-07 | International Business Machines Corporation | Ball grid array package construction with raised solder ball pads |
US20050257953A1 (en) * | 2004-05-19 | 2005-11-24 | Aries Electronics, Inc. | Method of creating gold contacts directly on printed circuit boards and product thereof |
US7494920B2 (en) * | 2005-10-14 | 2009-02-24 | Honeywell International Inc. | Method of fabricating a vertically mountable IC package |
US7652374B2 (en) * | 2006-07-31 | 2010-01-26 | Chi Wah Kok | Substrate and process for semiconductor flip chip package |
US20080060838A1 (en) * | 2006-09-13 | 2008-03-13 | Phoenix Precision Technology Corporation | Flip chip substrate structure and the method for manufacturing the same |
US7952207B2 (en) * | 2007-12-05 | 2011-05-31 | International Business Machines Corporation | Flip-chip assembly with organic chip carrier having mushroom-plated solder resist opening |
US8048776B2 (en) * | 2008-02-22 | 2011-11-01 | Stats Chippac, Ltd. | Semiconductor device and method of supporting a wafer during backgrinding and reflow of solder bumps |
US20090294971A1 (en) * | 2008-06-02 | 2009-12-03 | International Business Machines Corporation | Electroless nickel leveling of lga pad sites for high performance organic lga |
US8264089B2 (en) * | 2010-03-17 | 2012-09-11 | Maxim Integrated Products, Inc. | Enhanced WLP for superior temp cycling, drop test and high current applications |
KR101796116B1 (en) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | Semiconductor device, memory module and memory system having the same and operating method thereof |
TWI501549B (en) * | 2013-12-11 | 2015-09-21 | Kuan Jung Chung | Method for forming cavity of surface acoustic wave element |
CN107004599B (en) * | 2014-12-17 | 2020-02-18 | 三井化学株式会社 | Substrate intermediate, through-hole electrode substrate, and through-hole electrode forming method |
US9576929B1 (en) * | 2015-12-30 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-strike process for bonding |
US10679722B2 (en) | 2016-08-26 | 2020-06-09 | Sandisk Technologies Llc | Storage system with several integrated components and method for use therewith |
JP7106875B2 (en) * | 2018-01-30 | 2022-07-27 | 凸版印刷株式会社 | Glass core device manufacturing method |
Citations (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4246595A (en) * | 1977-03-08 | 1981-01-20 | Matsushita Electric Industrial Co., Ltd. | Electronics circuit device and method of making the same |
US4554229A (en) * | 1984-04-06 | 1985-11-19 | At&T Technologies, Inc. | Multilayer hybrid integrated circuit |
US4967314A (en) * | 1988-03-28 | 1990-10-30 | Prime Computer Inc. | Circuit board construction |
US5047114A (en) * | 1984-11-02 | 1991-09-10 | Amp-Akzo Corporation | Process for the production of metal clad thermoplastic base materials and printed circuits on thermoplastic base materials |
US5107586A (en) * | 1988-09-27 | 1992-04-28 | General Electric Company | Method for interconnecting a stack of integrated circuits at a very high density |
US5155904A (en) * | 1991-04-03 | 1992-10-20 | Compaq Computer Corporation | Reflow and wave soldering techniques for bottom side components |
US5208504A (en) * | 1990-12-28 | 1993-05-04 | Raytheon Company | Saw device and method of manufacture |
US5269880A (en) * | 1992-04-03 | 1993-12-14 | Northern Telecom Limited | Tapering sidewalls of via holes |
US5277929A (en) * | 1990-10-15 | 1994-01-11 | Nippon Cmk Corp. | Method for masking through holes in manufacturing process of printed circuit board |
US5296726A (en) * | 1993-03-31 | 1994-03-22 | Northern Telecom Limited | High value resistive load for an integrated circuit |
US5317801A (en) * | 1990-04-23 | 1994-06-07 | Nippon Mektron, Ltd. | Method of manufacture of multilayer circuit board |
US5326671A (en) * | 1992-12-28 | 1994-07-05 | At&T Bell Laboratories | Method of making circuit devices comprising a dielectric layer of siloxane-caprolactone |
US5394009A (en) * | 1993-07-30 | 1995-02-28 | Sun Microsystems, Inc. | Tab semiconductor package with cushioned land grid array outer lead bumps |
US5396397A (en) * | 1992-09-24 | 1995-03-07 | Hughes Aircraft Company | Field control and stability enhancement in multi-layer, 3-dimensional structures |
US5399508A (en) * | 1993-06-23 | 1995-03-21 | Vlsi Technology, Inc. | Method for self-aligned punchthrough implant using an etch-back gate |
US5401913A (en) * | 1993-06-08 | 1995-03-28 | Minnesota Mining And Manufacturing Company | Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board |
US5473120A (en) * | 1992-04-27 | 1995-12-05 | Tokuyama Corporation | Multilayer board and fabrication method thereof |
US5509557A (en) * | 1994-01-24 | 1996-04-23 | International Business Machines Corporation | Depositing a conductive metal onto a substrate |
US5557844A (en) * | 1994-11-21 | 1996-09-24 | International Business Machines Corporation | Method of preparing a printed circuit board |
US5578341A (en) * | 1993-12-28 | 1996-11-26 | Nec Corporation | Method of manufacturing printed circuit board by a build-up technique |
US5597469A (en) * | 1995-02-13 | 1997-01-28 | International Business Machines Corporation | Process for selective application of solder to circuit packages |
US5662987A (en) * | 1995-02-17 | 1997-09-02 | International Business Machines Corporation | Multilayer printed wiring board and method of making same |
US5685070A (en) * | 1993-02-01 | 1997-11-11 | International Business Machines Corporation | Method of making printed circuit board |
US5758413A (en) * | 1995-09-25 | 1998-06-02 | International Business Machines Corporation | Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias |
US5763313A (en) * | 1996-03-13 | 1998-06-09 | United Microelectronics Corp. | Process for fabricating shield for polysilicon load |
US5798563A (en) * | 1997-01-28 | 1998-08-25 | International Business Machines Corporation | Polytetrafluoroethylene thin film chip carrier |
US5847327A (en) * | 1996-11-08 | 1998-12-08 | W.L. Gore & Associates, Inc. | Dimensionally stable core for use in high density chip packages |
US5958600A (en) * | 1995-07-10 | 1999-09-28 | Hitachi, Ltd. | Circuit board and method of manufacturing the same |
US6002172A (en) * | 1997-03-12 | 1999-12-14 | International Business Machines Corporation | Substrate structure and method for improving attachment reliability of semiconductor chips and modules |
US6005198A (en) * | 1997-10-07 | 1999-12-21 | Dimensional Circuits Corporation | Wiring board constructions and methods of making same |
US6046909A (en) * | 1998-11-16 | 2000-04-04 | Intel Corporation | Computer card with a printed circuit board with vias providing strength to the printed circuit board |
US6052287A (en) * | 1997-12-09 | 2000-04-18 | Sandia Corporation | Silicon ball grid array chip carrier |
US6115911A (en) * | 1998-12-31 | 2000-09-12 | World Wiser Electronics Inc. | Method of manufacturing a plug |
US6127633A (en) * | 1995-04-28 | 2000-10-03 | Victor Company Of Japan, Ltd. | Multilayer print circuit board having a blind hole in an insulation layer with a roughened surface formed by application of an oxidizing agent and method of production |
US6127726A (en) * | 1999-05-27 | 2000-10-03 | Lsi Logic Corporation | Cavity down plastic ball grid array multi-chip module |
US6143401A (en) * | 1996-11-08 | 2000-11-07 | W. L. Gore & Associates, Inc. | Electronic chip package |
US6178093B1 (en) * | 1996-06-28 | 2001-01-23 | International Business Machines Corporation | Information handling system with circuit assembly having holes filled with filler material |
US6184589B1 (en) * | 1996-11-08 | 2001-02-06 | John J. Budnaitis | Constraining ring for use in electronic packaging |
US6204456B1 (en) * | 1998-09-24 | 2001-03-20 | International Business Machines Corporation | Filling open through holes in a multilayer board |
US6228511B1 (en) * | 1991-10-29 | 2001-05-08 | International Business Machines Corporation | Structure and process for thin film interconnect |
US6240636B1 (en) * | 1998-04-01 | 2001-06-05 | Mitsui Mining & Smelting Co., Ltd. | Method for producing vias in the manufacture of printed circuit boards |
US6251502B1 (en) * | 1995-11-10 | 2001-06-26 | Ibiden Co., Ltd. | Multilayer printed circuit board, method of producing multilayer printed circuit board and resin filler |
US6261946B1 (en) * | 1999-01-05 | 2001-07-17 | Advanced Micro Devices, Inc. | Method for forming semiconductor seed layers by high bias deposition |
US6326555B1 (en) * | 1999-02-26 | 2001-12-04 | Fujitsu Limited | Method and structure of z-connected laminated substrate for high density electronic packaging |
US6420018B1 (en) * | 1997-10-21 | 2002-07-16 | Nitto Denko Corporation | Low thermal expansion circuit board and multilayer wiring circuit board |
US6492600B1 (en) * | 1999-06-28 | 2002-12-10 | International Business Machines Corporation | Laminate having plated microvia interconnects and method for forming the same |
US6680440B1 (en) * | 1998-02-23 | 2004-01-20 | International Business Machines Corporation | Circuitized structures produced by the methods of electroless plating |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US597469A (en) * | 1898-01-18 | Dental plugger | ||
US4389279A (en) * | 1982-06-23 | 1983-06-21 | Rca Corporation | Method of etching apertures into a continuous moving metallic strip |
US4604799A (en) * | 1982-09-03 | 1986-08-12 | John Fluke Mfg. Co., Inc. | Method of making molded circuit board |
US5339536A (en) * | 1992-08-04 | 1994-08-23 | Compaq Computer Corporation | Apparatus and method for solder paste printing process for printed circuit boards |
US5891528A (en) * | 1995-09-15 | 1999-04-06 | M/Wave | Printed circuit board process using plasma spraying of conductive metal |
JP3116130B2 (en) * | 1995-12-19 | 2000-12-11 | 住友金属工業株式会社 | Method of forming BGA connection structure |
US6820330B1 (en) * | 1996-12-13 | 2004-11-23 | Tessera, Inc. | Method for forming a multi-layer circuit assembly |
-
1999
- 1999-06-28 US US09/340,758 patent/US6492600B1/en not_active Expired - Fee Related
-
2002
- 2002-10-25 US US10/281,463 patent/US7328506B2/en not_active Expired - Fee Related
-
2007
- 2007-10-02 US US11/866,163 patent/US20080017410A1/en not_active Abandoned
Patent Citations (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4246595A (en) * | 1977-03-08 | 1981-01-20 | Matsushita Electric Industrial Co., Ltd. | Electronics circuit device and method of making the same |
US4554229A (en) * | 1984-04-06 | 1985-11-19 | At&T Technologies, Inc. | Multilayer hybrid integrated circuit |
US5047114A (en) * | 1984-11-02 | 1991-09-10 | Amp-Akzo Corporation | Process for the production of metal clad thermoplastic base materials and printed circuits on thermoplastic base materials |
US4967314A (en) * | 1988-03-28 | 1990-10-30 | Prime Computer Inc. | Circuit board construction |
US5107586A (en) * | 1988-09-27 | 1992-04-28 | General Electric Company | Method for interconnecting a stack of integrated circuits at a very high density |
US5317801A (en) * | 1990-04-23 | 1994-06-07 | Nippon Mektron, Ltd. | Method of manufacture of multilayer circuit board |
US5277929A (en) * | 1990-10-15 | 1994-01-11 | Nippon Cmk Corp. | Method for masking through holes in manufacturing process of printed circuit board |
US5208504A (en) * | 1990-12-28 | 1993-05-04 | Raytheon Company | Saw device and method of manufacture |
US5155904A (en) * | 1991-04-03 | 1992-10-20 | Compaq Computer Corporation | Reflow and wave soldering techniques for bottom side components |
US6228511B1 (en) * | 1991-10-29 | 2001-05-08 | International Business Machines Corporation | Structure and process for thin film interconnect |
US5269880A (en) * | 1992-04-03 | 1993-12-14 | Northern Telecom Limited | Tapering sidewalls of via holes |
US5473120A (en) * | 1992-04-27 | 1995-12-05 | Tokuyama Corporation | Multilayer board and fabrication method thereof |
US5396397A (en) * | 1992-09-24 | 1995-03-07 | Hughes Aircraft Company | Field control and stability enhancement in multi-layer, 3-dimensional structures |
US5326671A (en) * | 1992-12-28 | 1994-07-05 | At&T Bell Laboratories | Method of making circuit devices comprising a dielectric layer of siloxane-caprolactone |
US5685070A (en) * | 1993-02-01 | 1997-11-11 | International Business Machines Corporation | Method of making printed circuit board |
US5296726A (en) * | 1993-03-31 | 1994-03-22 | Northern Telecom Limited | High value resistive load for an integrated circuit |
US5401913A (en) * | 1993-06-08 | 1995-03-28 | Minnesota Mining And Manufacturing Company | Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board |
US5399508A (en) * | 1993-06-23 | 1995-03-21 | Vlsi Technology, Inc. | Method for self-aligned punchthrough implant using an etch-back gate |
US5394009A (en) * | 1993-07-30 | 1995-02-28 | Sun Microsystems, Inc. | Tab semiconductor package with cushioned land grid array outer lead bumps |
US5578341A (en) * | 1993-12-28 | 1996-11-26 | Nec Corporation | Method of manufacturing printed circuit board by a build-up technique |
US5509557A (en) * | 1994-01-24 | 1996-04-23 | International Business Machines Corporation | Depositing a conductive metal onto a substrate |
US5557844A (en) * | 1994-11-21 | 1996-09-24 | International Business Machines Corporation | Method of preparing a printed circuit board |
US5597469A (en) * | 1995-02-13 | 1997-01-28 | International Business Machines Corporation | Process for selective application of solder to circuit packages |
US5662987A (en) * | 1995-02-17 | 1997-09-02 | International Business Machines Corporation | Multilayer printed wiring board and method of making same |
US6127633A (en) * | 1995-04-28 | 2000-10-03 | Victor Company Of Japan, Ltd. | Multilayer print circuit board having a blind hole in an insulation layer with a roughened surface formed by application of an oxidizing agent and method of production |
US5958600A (en) * | 1995-07-10 | 1999-09-28 | Hitachi, Ltd. | Circuit board and method of manufacturing the same |
US5758413A (en) * | 1995-09-25 | 1998-06-02 | International Business Machines Corporation | Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias |
US6251502B1 (en) * | 1995-11-10 | 2001-06-26 | Ibiden Co., Ltd. | Multilayer printed circuit board, method of producing multilayer printed circuit board and resin filler |
US5763313A (en) * | 1996-03-13 | 1998-06-09 | United Microelectronics Corp. | Process for fabricating shield for polysilicon load |
US6178093B1 (en) * | 1996-06-28 | 2001-01-23 | International Business Machines Corporation | Information handling system with circuit assembly having holes filled with filler material |
US6143401A (en) * | 1996-11-08 | 2000-11-07 | W. L. Gore & Associates, Inc. | Electronic chip package |
US5847327A (en) * | 1996-11-08 | 1998-12-08 | W.L. Gore & Associates, Inc. | Dimensionally stable core for use in high density chip packages |
US6184589B1 (en) * | 1996-11-08 | 2001-02-06 | John J. Budnaitis | Constraining ring for use in electronic packaging |
US5798563A (en) * | 1997-01-28 | 1998-08-25 | International Business Machines Corporation | Polytetrafluoroethylene thin film chip carrier |
US6002172A (en) * | 1997-03-12 | 1999-12-14 | International Business Machines Corporation | Substrate structure and method for improving attachment reliability of semiconductor chips and modules |
US6005198A (en) * | 1997-10-07 | 1999-12-21 | Dimensional Circuits Corporation | Wiring board constructions and methods of making same |
US6420018B1 (en) * | 1997-10-21 | 2002-07-16 | Nitto Denko Corporation | Low thermal expansion circuit board and multilayer wiring circuit board |
US6052287A (en) * | 1997-12-09 | 2000-04-18 | Sandia Corporation | Silicon ball grid array chip carrier |
US6680440B1 (en) * | 1998-02-23 | 2004-01-20 | International Business Machines Corporation | Circuitized structures produced by the methods of electroless plating |
US6240636B1 (en) * | 1998-04-01 | 2001-06-05 | Mitsui Mining & Smelting Co., Ltd. | Method for producing vias in the manufacture of printed circuit boards |
US6204456B1 (en) * | 1998-09-24 | 2001-03-20 | International Business Machines Corporation | Filling open through holes in a multilayer board |
US6046909A (en) * | 1998-11-16 | 2000-04-04 | Intel Corporation | Computer card with a printed circuit board with vias providing strength to the printed circuit board |
US6115911A (en) * | 1998-12-31 | 2000-09-12 | World Wiser Electronics Inc. | Method of manufacturing a plug |
US6261946B1 (en) * | 1999-01-05 | 2001-07-17 | Advanced Micro Devices, Inc. | Method for forming semiconductor seed layers by high bias deposition |
US6326555B1 (en) * | 1999-02-26 | 2001-12-04 | Fujitsu Limited | Method and structure of z-connected laminated substrate for high density electronic packaging |
US6127726A (en) * | 1999-05-27 | 2000-10-03 | Lsi Logic Corporation | Cavity down plastic ball grid array multi-chip module |
US6492600B1 (en) * | 1999-06-28 | 2002-12-10 | International Business Machines Corporation | Laminate having plated microvia interconnects and method for forming the same |
US7328506B2 (en) * | 1999-06-28 | 2008-02-12 | International Business Machines Corporation | Method for forming a plated microvia interconnect |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080099539A1 (en) * | 2004-10-29 | 2008-05-01 | Tay Cheng S | Solder printing process to reduce void formation in a microvia |
US7789285B2 (en) * | 2004-10-29 | 2010-09-07 | Intel Corporation | Solder printing process to reduce void formation in a microvia |
US20090218124A1 (en) * | 2008-02-28 | 2009-09-03 | Motorola, Inc. | Method of filling vias with fusible metal |
Also Published As
Publication number | Publication date |
---|---|
US20030102158A1 (en) | 2003-06-05 |
US7328506B2 (en) | 2008-02-12 |
US6492600B1 (en) | 2002-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20080017410A1 (en) | Method for forming a plated microvia interconnect | |
US8704369B1 (en) | Flip chip bump structure and fabrication method | |
US6041495A (en) | Method of manufacturing a circuit board having metal bumps and a semiconductor device package comprising the same | |
CN101232779B (en) | Printed circuit board and method for producing the printed circuit board | |
US6504111B2 (en) | Solid via layer to layer interconnect | |
JP4682294B2 (en) | Semiconductor package substrate structure having electrical connection pad metal protective layer and manufacturing method thereof | |
US7151050B2 (en) | Method for fabricating electrical connection structure of circuit board | |
US20090147488A1 (en) | Printed circuit board having chip package mounted thereon and method of fabricating same | |
US9179552B2 (en) | Wiring board | |
US5541368A (en) | Laminated multi chip module interconnect apparatus | |
US20070216019A1 (en) | Laminated ic packaging substrate and inter-connector structure thereof | |
US20040012097A1 (en) | Structure and method for fine pitch flip chip substrate | |
US7340829B2 (en) | Method for fabricating electrical connection structure of circuit board | |
US6303881B1 (en) | Via connector and method of making same | |
US6905589B2 (en) | Circuitized substrate and method of making same | |
US6306751B1 (en) | Apparatus and method for improving ball joints in semiconductor packages | |
KR20130057314A (en) | Printed circuit board and method of manufacturing a printed circuit board | |
KR19990023206A (en) | Dendrite interconnect member for planarization in a semiconductor manufacturing process and method for manufacturing the same | |
US7910156B2 (en) | Method of making circuitized substrate with selected conductors having solder thereon | |
EP0784914B1 (en) | Method of manufacturing a printed circuit board | |
US6278185B1 (en) | Semi-additive process (SAP) architecture for organic leadless grid array packages | |
US10912194B2 (en) | Printed circuit board | |
US20030089522A1 (en) | Low impedance / high density connectivity of surface mount components on a printed wiring board | |
US6740222B2 (en) | Method of manufacturing a printed wiring board having a discontinuous plating layer | |
US7335591B2 (en) | Method for forming three-dimensional structures on a substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |