US20070253245A1 - High Capacity Low Cost Multi-Stacked Cross-Line Magnetic Memory - Google Patents
High Capacity Low Cost Multi-Stacked Cross-Line Magnetic Memory Download PDFInfo
- Publication number
- US20070253245A1 US20070253245A1 US11/740,861 US74086107A US2007253245A1 US 20070253245 A1 US20070253245 A1 US 20070253245A1 US 74086107 A US74086107 A US 74086107A US 2007253245 A1 US2007253245 A1 US 2007253245A1
- Authority
- US
- United States
- Prior art keywords
- diode
- layer
- memory
- top
- memory element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/22—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including components using galvano-magnetic effects, e.g. Hall effects; using similar magnetic field effects
- H01L27/222—Magnetic non-volatile memory structures, e.g. MRAM
- H01L27/224—Magnetic non-volatile memory structures, e.g. MRAM comprising two-terminal components, e.g. diodes, MIM elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1659—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
- Y10S977/933—Spintronics or quantum computing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
- Y10S977/933—Spintronics or quantum computing
- Y10S977/935—Spin dependent tunnel, SDT, junction, e.g. tunneling magnetoresistance, TMR
Abstract
Description
- This application claims priority to a previously-filed U.S. Provisional Application No. 60/795,755, filed on Apr. 26, 2006 and entitled “High capacity low cost multi-stacked cross-line magnetic memory” and is a continuation-in-part of U.S. patent application Ser. No. 11/674,124 entitled “Non-uniform Switching Based Non-Volatile Magnetic Base Memory”, filed on Feb. 12, 2007 and a continuation-in-part of U.S. patent application Ser. No. 11/678,515 entitled “A High Capacity Low Cost Multi-State Magnetic Memory”, filed on Feb. 23, 2007, and a continuation-in-part of U.S. patent application Ser. No. 11/739,648 entitled “Non-Volatile Magnetic Memory With Low Switching Current And High Thermal Stability”, filed on Apr. 24, 2007 the disclosures of which are incorporated herein by reference, as though set forth in full.
- 1. Field of the Invention
- The present invention relates generally to non-volatile magnetic memory and particularly to non-volatile magnetic memory using diode for addressing thereof.
- 2. Description of the Prior Art
- Computers conventionally use rotating magnetic media, such as hard disk drives (HDDs), for data storage. Though widely used and commonly accepted, such media suffer from a variety of deficiencies, such as access latency, higher power dissipation, large physical size and inability to withstand any physical shock. Thus, there is a need for a new type of storage device devoid of such drawbacks.
- Other dominant storage devices are dynamic random access memory (DRAM) and static RAM (SRAM) which are volatile and very costly but have fast random read/write access time. Solid state storage, such as solid-state-nonvolatile-memory (SSNVM) devices having memory structures made of NOR/NAND-based Flash memory, providing fast access time, increased input/output (IOP) speed, decreased power dissipation and physical size and increased reliability but at a higher cost which tends to be generally multiple times higher than hard disk drives (HDDs).
- Although NAND-based flash memory is more costly than HDD's, it has replaced magnetic hard drives in many applications such as digital cameras, MP3-players, cell phones, and hand held multimedia devices due, at least in part, to its characteristic of being able to retain data even when power is disconnected. However, as memory dimension requirements are dictating decreased sizes, scalability is becoming an issue because the designs of NAND-based Flash memory and DRAM memory are becoming difficult to scale with smaller dimensions. For example, NAND-based flash memory has issues related to capacitive coupling, few electrons/bit, poor error-rate performance and reduced reliability due to decreased read-write endurance. Read-write endurance refers to the number of reading, writing and erase cycles before the memory starts to degrade in performance due primarily to the high voltages required in the program, erase cycles.
- It is believed that NAND flash would be extremely difficult to scale below 45 nanometers (nm). Likewise, DRAM has issues related to scaling of the trench capacitors leading to very complex designs which are becoming increasingly difficult to manufacture, leading to higher cost.
- Currently, applications commonly employ combinations of EEPROM/NOR, NAND, HDD, and DRAM memory in a system design. Design of different memory technology in a product adds to design complexity, time to market and increased costs. For example, in hand-held multi-media applications incorporating various memory technologies, such as NAND Flash, DRAM and EEPROM/NOR flash memory, complexity of design is increased as are manufacturing costs and time to market. Another disadvantage is the increase in size of a device that incorporates all of these types of memories therein.
- There has been an extensive effort in development of alternative technologies, such as Ovanic Ram (or phase-change memory), Ferro-electric Ram (FeRAM), Magnetic Ram (MRAM), Nanochip, and others to replace memories used in current designs such as DRAM, SRAM, EEPROM/NOR flash, NAND flash and HDD in one form or another. Although these various memory/storage technologies have created many challenges, there have been advances made in this field in recent years. MRAM seems to lead the way in terms of its progress in the past few years to replace all types of memories in the system as a universal memory solution.
- One of the problems with prior art memory structures including MRAMs is their cell or memory size being too large therefore not lending itself well to scalability. A typical design of such MRAMs uses one or more transistors for one memory cells that lead to nT-1 mem cell type design where n=1-6. This makes the cell size too large leading to issues of scalability and cost. Recently, current-induced magnetization switching (CIMS) is being explored as an alternative memory solution, and allegedly introduces a better way of building higher capacity MRAM type memory. But memories based on MRAM tend to have larger cell size (16-24 F2, where F is the minimum feature based on the lithography technology).
- Therefore, in light of the foregoing, what is needed is a non-volatile magnetic memory element utilizing magnetic diodes for addressing memory cells, the memory cells capable of being stacked on top of each other (in the direction of the z-axis) enabling higher capacity, lower cost designs and scalability (independent of lithography limits).
- To overcome the limitations in the prior art described above, and to overcome other limitations that will become apparent upon reading and understanding the present specification, the present invention discloses a method and a corresponding structure for a magnetic storage memory device that is based on current-induced-magnetization-switching having reduced switching current in the magnetic memory and high memory capacity.
- Briefly, an embodiment of the present invention includes a stackable diode-addressable current-induced magnetization switching (CIMS) memory element including a magnetic tunnel junction (MTJ) and a diode formed on top of the MTJ for addressing the MTJ.
- These and other objects and advantages of the present invention will no doubt become apparent to those skilled in the art after having read the following detailed description of the preferred embodiments illustrated in the several figures of the drawing.
-
FIG. 1 shows relevant layers of a diode-addressable current-induced magnetization switching (CIMS) memory element 10, in accordance with an embodiment of the present invention. -
FIG. 2 shows a three-dimensional perspective view of an array of memory comprised of a multiple number of memory elements 10. -
FIG. 3 shows a stack of CIMS memory elements 42, in accordance with an embodiment of the present invention. -
FIG. 4 shows a memory structure 50, in accordance with another embodiment of the present invention. -
FIG. 5 shows a cross-lined memory structure 60 for addressing or selecting of bits therein made of the memory element 10 ofFIG. 1 , in accordance with an embodiment of the present invention. -
FIG. 6 shows the physical states of the diode 40 of the memory element 10, in accordance with an embodiment of the present invention. -
FIGS. 7 and 8 show two different examples of a one-time programmable memory, made of memory elements 10, in accordance with different embodiments of the present invention. -
FIG. 9 shows a stacked memory structure 200 made of a number of memory elements 10, in accordance with an embodiment of the present invention. -
FIG. 10 shows a flow chart 300 of relevant steps performed in manufacturing the stack of memory elements, such as the stack 200 ofFIG. 9 . -
FIGS. 11 through 14 show different embodiments of the memory element 10. -
FIG. 15 shows a stack of memory 550 including a first stack 558 on top of which is formed a second stack 560 -
FIG. 16 shows a three dimensional perspective view of a memory structure 570 including an array of memory elements 572 and multiple word line decoder transistors 574 and multiple bit line decoder transistors 576. -
FIG. 17 shows the memory structure 570 ofFIG. 16 with the addition of an erase or program line 590 shown between two of the bit lines. -
FIG. 18 shows a representation 600 of the behavior of the memory element 10 or 572 with respect to the word line 606 and the bit line 608. - Table 1 shows the effect of number of stacks on the memory cell size in F2
- In the following description of the embodiments, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration of the specific embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized because structural changes may be made without departing from the scope of the present invention. It should be noted that the figures discussed herein are not drawn to scale and thicknesses of lines are not indicative of actual sizes.
- In an embodiment of the present invention, a diode-addressable current-induced magnetization switching (CIMS) memory element is disclosed. In one embodiment of the present invention, the memory element includes a magnetic tunnel junction (MTJ) on top of which is formed a diode for storing digital information. The memory element is stackable into arrays of memory elements in each stack and each stack separated by deposited dielectric and CMPed surface. In an embodiment of the present invention, a magnetic shielding layer magnetically isolates one stack of memory elements from other stacks.
- Referring now to
FIG. 1 , relevant layers of a diode-addressable current-induced magnetization switching (CIMS) memory element 10 is shown, in accordance with an embodiment of the present invention. The memory element 10 is shown to include a magnetic tunnel junction (MTJ) 12 on top of which is formed a thin-film diode 40 separated from the MTJ 12 by a conductive seeding silicon layer 14. The MTJ 12 is shown to include a pinning layer 24 on top of which is formed a fixed layer 26 on top of which is formed a tunnel layer 28 on top of which is formed a free layer 30. In one embodiment of the present invention, the diode 40 is a magnetic diode and in another embodiment of the present invention, the diode 40 is a Schottkey type of diode and in yet another embodiment of the present invention, the diode 40 is a silicon type of diode. In the case of the latter, in an exemplary embodiment, the layer 22 is made of n-type or p-type doped silicon using silicon nitride (SiN) or silicon phosphor (SiP) or silicon germanium (SiGe) or silicon boron (SiB) or any combination thereof. - It should be noted that the memory element 10, in various embodiments, may have a structure such as that disclosed in U.S. patent application Ser. No. 11/674,124 entitled “Non-uniform Switching Based Non-Volatile Magnetic Base Memory”, filed on Feb. 12, 2007 or U.S. patent application Ser. No. 11/678,515 entitled “A High Capacity Low Cost Multi-State Magnetic Memory”, filed on Feb. 23, 2007, or U.S. patent application Ser. No. 11/739,648 entitled “Non-volatile Magnetic Memory With Low Switching Current And High Thermal Stability”, filed on Apr. 24, 2007, the disclosures of which are incorporated herein by reference, as though set forth in full.
- The memory element of
FIG. 1 includes a diode on top of a MTJ, as stated above. The layers 16, 18 and 22 each correspond to the thin-film diode where, in an exemplary embodiment, the layer is n-doped or p-doped silicon, the layer 18 is an oxide layer such as MgOx or AlOx and the layer 16 is a ferromagnetic layer such as CoFeB. Layers 24, 26, 28 and 30 of the MTJ correspond to the magnetic-tunnel junction. The layer 24 is the seed-layer and can also act as the bottom electrode layer, and can be made out of tantalum (Ta), in one embodiment of the present invention. - In one embodiment, the layer 24 may consist of a number of layers including an anti-ferromagnetic layer consisting of PtMn or IrMn. The layer 24 is used to create pinning for the fixed layer 26, which is the reason it is referred to as a pinning layer. The layer 26 is typically made of CoFeBPtX where the ratios of Fe, Co, Pt and B are varied to make sure that the resulting alloy has an substantially amorphous structure. Layer 28 is made of an oxide typically MgOx where x<=1. This may have a very thin layer of Mg, typically less than 5 Å, to get the proper crystalline structure of the MgOx layer which is required to get good tunneling property. Layer-4 can have a similar material properties and structure as layer 26 and is made of CoFeBPtX alloy. Layer 26 is the “fixed” layer, in that the magnetic orientation is locked in a predetermined orientation based on the induced magnetic anisotropy and the magnetic annealing of the anti-ferromagnetic layer. Layer-4 is the “free-layer” whose orientation would change based on the input-current. The two states of fixed versus free-layer being, parallel and anti-parallel, inducing different resistances, leading to “0” and “1” states.
- The isolation layer 14 is the base isolation layer on which the diode 40 is deposited. In an exemplary embodiment, the diode 40 has the structure of FM (ferro-magnetic)/oxide/N—Si where, the layer 16 is the n-doped Si, the layer 18 is the oxide layer selected from any of: MgOx, AlOx, or ZrOx, and the layer 22 is a ferromagnetic layer comprising of Co—Fe—B—Pt and acts as spin-injection layer. Although the embodiment shown in
FIG. 1 , shows magnetic moments being in-plane for the various layers, the magnetic moments can also be perpendicular to the plane of the memory element 10, which is especially useful for higher capacity memory. Also, the location of the diode 40 can be either on top or bottom of the MTJ 12, as will be shown in other embodiments, depending upon the relative location of “electrodes” as well as the bit lines and the word lines. The in-plane design has the memory elements having elongated, such as ellipsoid, type structure where the long axis is parallel to the “easy-axis” of the magnetic layers. The perpendicular designs have in-plane circular shape. This enables stacking the memory elements, made of the memory element 10, much closer together and thereby obtain much higher density of memory or storage capacity. - The MTJ 12 acts like a resistor therefore forming a resistor in series with the diode 40. The diode 40 is essentially used to address the memory element 10 for programming, erasing and/or reading operations. In operation, current is applied at memory element 10 in the direction that is favorable to the diode. The thin film diode may have different characteristics based on the structure of the memory element 10. In one embodiment of the present invention, the current flowing from the bottom up in
FIG. 1 is the low resistance direction while the current flowing form the top-down is the extremely high resistance direction like the “reverse” direction of a pn junction. - The starting state of this magnetic memory is “parallel” state for the magnetic moments of layers 26 and 30. This is the “low resistance”. When a current of say 300 micro-amp is applied from the bottom-up for memory element having a size of 100 nm*150 nm, the majority spins travel across the barrier while the minority “opposite” spin is reflected back into the free-layer 30 applying enough torque to the magnetic moments to flip in the opposite direction, as shown by the opposite arrows in
FIG. 1 . This is the high resistance state. In one embodiment the resistance of the “low resistance state” is between 400 to 600 ohms while the “high resistance state” is between 1000 to 1500 ohm. -
FIG. 2 shows a three-dimensional perspective view of an array of memory comprised of an array number of memory elements 10. The memory elements 10 are coupled using bit lines 32 and word lines 34 to form an array of memory elements. Another array of memory elements 10 may be stacked on top of the word line 34, in a direction of the z-axis and another set may be stacked on top of another word line and so on to form a three-dimensional or stack of memory elements made of the memory element 10 or any other memory element described or shown herein. -
FIG. 3 shows a stack of CIMS memory elements 42, in accordance with an embodiment of the present invention. The memory elements 42 are shown to include one stack of elements 41 stacked on top of another stack of elements 43 with each stack separated from the other by a CMPed surface 61. Each stack includes a number of memory elements, such as the memory element 10 ofFIG. 1 . As shown and discussed inFIG. 1 , each memory element 10 includes a diode 40 and a MTJ 12 and similarly, each of the memory elements 10 of the stack of elements 41 also includes a diode 40 and a MTJ 12. - The diode 40 of each of the memory elements 10 of the stack of elements 41 is shown formed on top of the word line 48 and the diode 40 of each of the memory elements 10 of the stack of elements 43 and is also shown to be formed on the word line 48. The word lines for each stack of elements 41 and 43 are different, as are the bit lines 46 shown formed on top of the memory elements 10 for each element.
- In
FIG. 3 , the program lines 44 are shown formed on top and between each two memory elements 10 and the bit lines 46 and the program lines 44 and the word lines 48 are essentially made of metal. By way of perspective, the bit lines 46 and the program lines 44 are wires going into the page. Erasing, as referred thereto at times, is achieved using the program lines 44. - A magnetic shield 57 encompasses the top and sides of two of the bit lines and memory elements and program line, as shown in
FIG. 4 and another magnetic shield 59 encompasses the top and sides of another two of the bit lines and memory elements and program line, as shown inFIG. 4 . In an exemplary embodiment the magnetic shields 57 and 59 are made of a granular film comprising of a mixture of nano-particles of high permeability magnetic alloy such as conetic alloy in an oxide or nitride matrix where the oxide can be SiO2 or nitride can be SiN. These nano-particles of the high permeability magnetic alloy tend to almost super-paramagnetic and couple together in the presence of magnetic field such as that created during the erase operation using. It is very likely that a thin layer, 10-50 nm, of magnetic alloy may be deposited on top of the program line to focus the net magnetic field towards the memory element 10. This would lead to a lower erase current. - In the embodiment of
FIG. 3 , for each stack of elements 41 and 43 there is further shown erase lines 44 used for erasing of the memory elements 10. More specifically, the word line of a set of elements is excited thus activating a set of elements and then a bit line is excited to activate a particular memory element of the selected set of elements and a corresponding program line is used to program the activated or selected memory element to a particular value. -
FIG. 3 shows the stacking of the memory elements 10, as previously noted. To build the embodiment ofFIG. 3 , as will be further described in additional figures later, the process includes using a CMOS process to form the decoder that would drive the word and bit lines at all stacked elements. The word lines are then formed on top thereof using aluminum (Al) or copper (Cu) or other types of metals. The memory elements are deposited with appropriate masking technique in each stack. The memory elements have the structure as described earlier. The bit lines are covered by a thin silicon nitride (SiNx) or silicon oxide layer overcoat. The erase lines Y1 and Y2 are then deposited. These are followed by further encapsulation using further deposition of SiNx or silicon oxide layer. A magnetic shielding layer, such as that shown inFIG. 4 is deposited and in an exemplary embodiment includes a mixture of oxides/nitrides such as SiO2, SiNx, ZrO2, . . . , with a soft-magnetic material having very high permeability such as the Conetic alloys of Ni—Fe—Cu—Mo (example being Ni77Fe14Cu5Mo4). A typical thickness of the magnetic shield layer is approximately less than 1 um. The main reason for magnetic shield layer is to keep the stray magnetic field from the erase lines 44 to be contained for bit lines 46. - The magnetic shielding layer, such as the layer 57 in
FIG. 4 , also protects the recoded bits from any disturbance from outside of the stray magnetic field, such as from other devices, whether applied intentionally or unintentionally. The magnetic shielding layer is followed by the deposition of SiNX or silicon-oxide layer to a thickness up to curves indicated at 63 and 65 or e-f, inFIG. 4 . This is then followed by a CMP (chemical-mechanical polishing) layer to smooth surface thereof up to G-H inFIG. 3 or 61 inFIG. 4 . G-H layer acts as the fresh layer on which additional word lines 48, memory elements 10, bit lines 46 and then the erase lines 44 are deposited. This sequence of formation can continue to add a number of memory layers leading to a 3-dimensional memory structure thereby increasing density and lowering costs. It should be noted that the relative positions of word lines and the bit lines can be interchanged depending on the memory cell design and the relative location of the diode with respect to the magnetic free-layer and the magnetic fixed-layer of the memory element. - One key aspect of the memory structures of the various embodiments herein is that the electrical current flows perpendicular to the memory-element 10, and provides the necessary torque to the magnetic-spins to cause current-induced magnetization switching, CIMS, leading to parallel and anti-parallel magnetic states of free versus pinned fixed layers. The memory architecture utilizes orthogonal word line and bit line architecture, as shown in
FIG. 5 . As will be further explained shortly, in one embodiment, as shown inFIG. 5 , all the word lines are grounded floated except the one of concern, WL0 which is raised high. The corresponding bit-line BL0 is grounded during programming or connected sense amplifier during reading. Other bit-lines, BL1 . . . BL3 are kept floating. - The cell-size of memory element 10, in an exemplary embodiment is: 4 F2/N, where N corresponds to the number of memory layers which are stacked on top. As shown in Table 1, as the number of stacks increase, the cell size decreases proportionately.
- In accordance with Table 1, for N=8, the cell size is 0.5 F2, this is same as that of the current Hard-disk drives. Hard-disk drives are highest density storage device and thereby lowest cost. It is believed that in 3-5 years the hard-disk drive industry will employ patterned media to achieve higher areal density. The patterned media has a cell size of F2. Thus the N=8 and N=10 based memory per this invention is the smallest cell-size memory-storage device possible, leading to the lowest cost storage-memory.
-
FIG. 4 shows a memory structure 50, in accordance with another embodiment of the present invention. The structure 50 is shown to include a word line 56, essentially made of metal, bit lines 52 formed on top of the memory elements 10 and erase lines 54 shown positioned between two memory elements 10, much in the same manner as that shown with respect to the embodiment ofFIG. 3 . - In
FIG. 4 , the memory structure is similar to the memory structure 42 ofFIG. 3 but shows further details in that a magnetic shielding layer 57 is shown to cover the top and sides of two of the bit lines and their respective memory elements 10 and a program line 54 and another magnetic shielding layer 59 is shown to cover the top and sides of two other bit lines and their respective memory elements 10 and a program line 54. The layers 57 and 59 serve to shield the magnetic-field of the program lines 54 and so as to prevent the magnetic field from going up and affecting the memory elements of stack 41 when the memory elements of stack 43 directly below is being erased. Further shown inFIG. 4 , the layers 57 and 59 are CMPed up the surface 61 to smooth the layers 57 and 59. Also, the surface 65 and the surface 63 serve to indicate the dielectric surface of SiO2 or SiNx prior to being smoothened by the CMP process. -
FIG. 5 shows a cross-lined memory structure 60 for addressing or selecting of bits therein made of the memory element 10 ofFIG. 1 , in accordance with an embodiment of the present invention. The structure 60 is a two-dimensional top view of the bit and word lines as shown in a 3-D view inFIG. 2 . Bit lines BL0-BL3 are shown as vertical lines and generally made of metal or wires, as are word lines WL0-WL3 shown as horizontal lines crossing the bit lines BL0-BL3. While four bit lines and four word lines are shown to form the structure 60, any number of bit lines and/or word lines may be employed without departing from the scope and spirit of the present invention. At each of the crossings of a word line and a bit line, there exits a memory element and a diode, such as the memory element 10. Thus, an array of memory elements are formed at each of the crossings of the word lines WL0-WL3 with the bit lines BL0-BL3. - Typically and when not selecting any memory elements, the word lines are at a 0 V state. When a word line is driven to a positive (+) voltage, such as −1 volts (V), the word line selects the row of bit lines that it crosses and if a bit line is at a ground voltage, the memory element that is positioned at the crossing of the foregoing word and bit lines, is selected and is programmed. For example, in
FIG. 5 , a memory element at 62 is selected because the word line WL0 is driven to 1V and BL0 is driven to 0V thereby selecting the memory element positioned at the crossing of the WL0 and the BL0, for programming. During read operation the selected bit line BL0 is connected to sense amplifier which determines the cell is “0” or “1” based on the value of the MTJ resistance. -
FIG. 6 shows the physical states of the key thin-film silicon-layers of the diode 40 of the memory element 10 ofFIG. 1 . The silicon thin film used therein, in one embodiment of the present invention, has various crystal states. InFIG. 6 , the silicon thin film is amorphous at 102 and when it is supplied with some external energy such as from a heat source, it becomes micro-crystalline, as shown at 104 and when further additional energy is supplied, it becomes a single-crystalline, as shown at 106. - While the energy source can be a heating source, such as a rapid thermal annealing process, in one embodiment of the present invention, during manufacturing the magnetic memory elements of the MTJ should not be affected by the processing of the diode of the memory element. In an exemplary technique for achieving the latter, three techniques are employed to ensure that the magnetic structure of the MTJ 12 is not impacted during the deposition of the thin-film diode 40 namely, (i) and to this end, a nucleating layer is used that is of less than 20 nano meters (nm) in thickness of one of more metals or their alloys chosen from the following material: Co, cobalt, Ni, nickel, Pt, platinum; (ii) deposition of these film using a PVD (physical deposition process) such as using rf- or dc-magnetron sputtering under typically a low argon pressure of less than 10 mili-torr and having less than 50 percent of H2 in the gas; (iii) having a pulsed laser source for heating such as using a Nd-YAG laser of peak power of less than 2 kw at 20 Khz. Laser annealing is typically carried out in the vacuum following the deposition of the silicon seeding layer 14, such as shown in
FIG. 1 . In an alternative embodiment, an additional isolation metal layer is used, of thickness of less than 100 nm and deposited to ensure heating during laser annealing, which remains focused on the seeding-Si layer 14. -
FIGS. 7 and 8 show two different examples of a one-time programmable memory, made of memory elements 10, in accordance with different embodiments of the present invention. InFIG. 8( a), a one-time programmable memory structure 108 is shown to include a word line 110 on top of which is shown formed a number of memory elements 10, each comprising a diode 40 and a MTJ 12 and on top of the memory elements 10 are shown formed bit lines 112, which are essentially made of metal extending into the page. Every two memory elements is surrounded, on top, by a magnetic shielding layer 114 and a magnetic shielding layer 116, which serve to magnetically shield the bit lines 112. The layer 114 and layer 116 are chemically mechanically polished (CMPed) to a level indicated at 118 to smooth them. After CMP, a dielectric SiO2 or SiNx surfaces 120 and 122 become smoother to surface 118 marked as GH. - Additional stacks of such memory can be deposited on top of the smooth surface 118, as mentioned with respect to earlier embodiments. The memory elements 10 are programmed by passing current from the bottom thereof. The memory element, in the initial state, has both the layer 26 and the layer 30 having magnetization in the same direction as set by the magnetic annealing process. This is the “low-resistance” state. When a higher current, for example, 300 micro-amps, for a memory cell of size 90 nm×140 nm, is applied from the bottom of the memory element 10 for writing or programming (as compared to the read current of 50 micro-amps) spin-polarized electron having anti-parallel spins from the free layer are reflected back into the free layer 30 and switch the magnetic moment of the free layer into the anti-parallel direction as shown by arrow in
FIG. 1 . This is the “high-resistance” state. Since the memory elements cannot be re-programmed and are accordingly referred to as one-time programmable memory. - In
FIG. 8 , a one-time programmable memory structure 130 is shown to include a word line 132 on top of which is shown formed a number of memory elements 10, each comprising a diode 40 and a MTJ 12 and on top of the memory elements 10 are shown formed bit lines 152, which are essentially made of metal extending into the page. Every two memory elements is surrounded, on top, by a magnetic shielding layer 134, a magnetic shielding layer 136, a magnetic shielding layer 138 and a magnetic shielding layer 140, which are shields for magnetically shielding the memory element 10 from the top stacks as well as any unwanted or accidental magnetic field. The layer 144, 146, 148 and 150 are chemically mechanically polished (CMPed) to level or smooth them, such as shown at 142. The memory elements 10 are programmed by passing an up-programming current as explained earlier and cannot be re-programmed and are accordingly referred to as one-time programmable memory. -
FIG. 9 shows a stacked memory structure 200 made of a number of memory elements 10, in accordance with an embodiment of the present invention. The structure 200 includes four stacks of memory elements, a stack 202 on top of which is shown formed the stack 204 on top of which is shown formed the stack 206 and on top of which is shown formed the stack 208. Each of the stacks 202-208 are shown to include four memory elements 10 and two magnetic-shield surfaces 212 and 214. The memory elements are shown formed on top of a word line 210 in each stack and on top of each of the memory elements 10 is shown formed a bit line 216. In between and above each two memory elements 10 is shown formed a erase line 218. The word line, bit line and-erase lines are made of metal and the bit line 216 and the program line 218 are formed going into the page. - Each of two memory elements above which is formed the erase line 218 has a magnetic-shield layer 212 or a formed on top and around the erase line 218 and the memory elements 10 and above the magnetic-shield layers 212 and 214 are smoothed or flattened using a CMP process so that an adjacent stack may be formed thereontop.
-
FIG. 10 shows a flow chart 300 of relevant steps performed in manufacturing the stack of memory elements, such as the stack 200 ofFIG. 9 . InFIG. 9 , at step 302, a CMOS process is performed to form the decoder transistor and other circuitry (collectively referred to as the “CMOS circuitry”) used in conjunction with the stack of elements. Next, at step 304, a metal-1 layer is deposited on top of the CMOS circuitry and the MTJ and diode of the memory element 10 are deposited on top of the metal-1 and an etching process is performed after which a metal-2 layer is deposited followed by the deposition of a silicon dioxide (SiO2) layer. - Next, at step 306, a metal-3 layer is deposited on top of the deposited SiO2 layer forming a field erase or erase line, such as the lines 218 or 54 or others. Next, at step 308, a magnetic shielding layer is deposited on top of the deposited program line. The magnetic shielding layer is similar to the shielding layers 116, 136, 138 or the like. Also, at step 308, a SiO2 layer is deposited on top of the deposited magnetic shielding layer and CMP is performed. After the completion of the step 308, the first stack of memory elements is formed. Namely, steps 304-308 comprise the steps performed for manufacturing the first stack, such as the stack 202. Next, a second stack is formed on top of the first stack by performing the steps 310-314.
- At step 310, a metal-4 layer is deposited and a second MTJ and diode comprising a second memory element is deposited on top of the metal-4 layer and an etching process is performed and a metal-5 layer is deposited.
- Next, at step 312, a metal-6 layer is deposited on top of the metal-5 layer to form a second program line and thereafter, at step 314, a second magnetic shielding layer is deposited on top of the deposited metal-6 layer and a second SiO2 layer is deposited and CMP is performed and the second stack of memory elements is formed. Next, at step 316, if additional stacks are needed, they are formed, sequentially, on top do the second stack in accordance with the steps discussed relative to the formation of the first and second stacks. At step 318 and after the formation of all requisite stacks, an encapsulation process is performed to further shield the stack of elements.
-
FIGS. 11 through 14 show different embodiments of the memory element 10.FIG. 11 shows the MTJ 12 formed with a magnetic diode 350 on top thereof. The magnetic diode 350 is shown to include an isolation layer 1100, such as tantalum (Ta), on top of which is shown formed a silicon seeding layer 1102 for getting the primarily single crystalline Si layer thereon, one or more Si-doped layers 1104 shown formed on top of the layer 1102 and on top of the layer 1104 is shown formed a barrier tunneling layer 1106, on top of which is shown formed a metallic magnetic layer 1108. -
FIG. 12 shows the MTJ 12 formed with a non-magnetic diode 400 on top thereof. The magnetic diode 400 is shown to include an isolation layer 1400, in an exemplary embodiment made of Ta, a silicon (Si) seeding layer 1402 formed on top of the layer 1400 for getting the primarily single-crystalline Si layer thereon, one or more Si-doped layers 1404, 1406 and 1408 on top of which is shown formed a metallic non-magnetic layer 1410. -
FIG. 13 shows the MTJ 12 formed with a magnetic diode 450 on top thereof. The thin film diode 450 is shown to include the layer isolation layer 1300, which in one embodiment is made of Ta, a Si-seeding layer 1302 formed on top of the layer 1300 for getting the primarily single-crystalline Si layer thereon, one or more Si-doped layers 1304-1308 following by metallic non-magnetic layer 1310. This diode could be a Schottky diode having low breakdown voltage for reverse biasing. In such case the memory design would not require the erase line or combination of the two could be used to erase the programmable stacked-memory. -
FIG. 14 shows the MTJ 12 formed with a magnetic diode 500 on top thereof. The magnetic diode 500 includes metallic non-magnetic layer 1406 on top of which is formed a Si-seeding layer 1402 on top of which is formed one or more Si-doped layers 1404 on top of which is formed an isolation layer 1400. The order of the formation of the layers may be altered to change the position of the free layer, for example. This diode 500 may be a Schottky diode having low breakdown voltage for reverse biasing. In such a case, the memory element design would not require the erase line or combination of the two could be used to erase the programmable stacked-memory. -
FIG. 15 shows a stack of memory 550 including a first stack 558 on top of which is formed a second stack 560, which is separated from the first stack by a dielectric layer having magnetic shielding layer embedded in the manners described earlier which are smoothened by the CMP process to provide a smooth surface 562. The stack of memory 550 is shown formed on top of CMOS circuitry 552, which is shown to include row decoder transistors 554 and 556 and may include other CMOS circuitry. The stack of memory 550 is shown to include the metal layers and memory elements previously discussed relative to other figures. InFIG. 15 , the process for manufacturing the stack of memory versus the CMOS circuitry is noteworthy. - The stack of memory 550 is manufactured using overall temperatures of less than 400 degrees Celsius while the CMOS circuitry 552 is manufactured using temperatures greater than 900 to 950 degrees Celsius. The lower temperature for manufacturing the stack of memory is important in that it allows the amorphous state of the diode to transform to a crystalline state, as noted with respect to
FIG. 7 . As mentioned earlier with respect toFIG. 7 , a laser anneal process may be employed but such process involves heating a very thin layer of the film typically less than 100 nm, and does not raise the temperature of the surrounding materials to any where close to 400 degree C. -
FIG. 16 shows a three dimensional perspective view of a memory structure 570 including an array of memory elements 572 and multiple word line decoder transistors 574 and multiple bit line decoder transistors 576. The transistors 574 and 576 are CMOS circuitry, which are accordingly manufactured pursuant to the techniques shown and discussed relative toFIG. 15 . The memory elements 572 are each similar to memory element 10. The memory element transistors 576 are shown coupled to bit lines with each of the transistors 576 being coupled to one bit and the transistors 574 are shown coupled to the word lines with each of the transistors 574 being coupled to a word line. Selection of a memory element 572 is made by activating a particular one of the transistors 576 and a particular one of the transistors 574, in a manner similar to previously-presented discussions regarding the same. The decoder for all stack layers is located in the silicon substrate. One bit of extra address causes the decoder to select another stack of memories. -
FIG. 17 shows the memory structure 570 ofFIG. 16 with the addition of an erase or program line 590 shown between two of the bit lines. During an erase operation, as the erase line 590, previously indicated, is activated, a magnetic field at 592 is generated to erase the neighboring memory elements to reset in the “parallel” magnetic moment or “low-resistance” state. -
FIG. 18 shows a representation 600 of the behavior of the memory element 10 or 572 with respect to the word line 606 and the bit line 608, which form a memory cell. The memory element 610 is shown to be coupled to the word line 606 and the bit line 608. More specifically, the memory element 610 is shown to include a variable resistor 604 modeling the MTJ 12 ofFIG. 1 and a diode 602, modeling the diode 40 ofFIG. 1 , coupled to one another and the diode 602, also coupled to the word line 606. The resistor 604 is shown also to be coupled to the bit line 608. In operation, when current is applied to and passes through the forward, low-resistance direction, to cause writing of the memory cell to “anti-parallel” direction. The memory cell starts out with “parallel” state which is the low resistance state. The reading is carried out passing a low current such as less than 50 micro-amp in the forward direction of the diode. In contrast the writing current could be as high as 500 micro-amp depending on the structure of the MTJ as shown inFIG. 1 . If the diode is a Schottky type diode having low breakdown voltage in the reverse direction then an opposite current of certain threshold can be applied to cause the erase operation instead of the erase-line 590 inFIG. 18 . - It should be noted that the objects of the drawings or figures discussed and presented herein are not necessarily drawn to scale. Additionally, the relative locations of the MTJ as well as the layers of MTJs such as the fixed and the free-layers can be adjusted based on the type of the diode and its characteristic in the forward and reverse direction.
- Although the present invention has been described in terms of specific embodiments, it is anticipated that alterations and modifications thereof will no doubt become apparent to those skilled in the art. It is therefore intended that the following claims be interpreted as covering all such alterations and modification as fall within the true spirit and scope of the invention.
Claims (15)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US79575506P true | 2006-04-27 | 2006-04-27 | |
US11/674,124 US8084835B2 (en) | 2006-10-20 | 2007-02-12 | Non-uniform switching based non-volatile magnetic based memory |
US11/678,515 US8058696B2 (en) | 2006-02-25 | 2007-02-23 | High capacity low cost multi-state magnetic memory |
US11/739,648 US8183652B2 (en) | 2007-02-12 | 2007-04-24 | Non-volatile magnetic memory with low switching current and high thermal stability |
US11/740,861 US20070253245A1 (en) | 2006-04-27 | 2007-04-26 | High Capacity Low Cost Multi-Stacked Cross-Line Magnetic Memory |
Applications Claiming Priority (24)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/740,861 US20070253245A1 (en) | 2006-04-27 | 2007-04-26 | High Capacity Low Cost Multi-Stacked Cross-Line Magnetic Memory |
US11/776,692 US8063459B2 (en) | 2007-02-12 | 2007-07-12 | Non-volatile magnetic memory element with graded layer |
PCT/US2008/053623 WO2008100871A2 (en) | 2007-02-12 | 2008-02-11 | Non-volatile magnetic memory element with graded layer |
CN 200880011839 CN101730913B (en) | 2007-02-12 | 2008-02-11 | Non-volatile magnetic memory element with graded layer |
EP20080729568 EP2118893B1 (en) | 2007-02-12 | 2008-02-11 | Non-volatile magnetic memory element with graded layer |
EP12161429.1A EP2506264B1 (en) | 2007-02-12 | 2008-02-11 | Non-volatile magnetic memory element with graded layer |
KR1020097019022A KR101497356B1 (en) | 2007-02-12 | 2008-02-11 | Non-volatile magnetic memory element |
US12/040,801 US8508984B2 (en) | 2006-02-25 | 2008-02-29 | Low resistance high-TMR magnetic tunnel junction and process for fabrication thereof |
US12/125,866 US8363457B2 (en) | 2006-02-25 | 2008-05-22 | Magnetic memory sensing circuit |
US12/182,996 US8120949B2 (en) | 2006-04-27 | 2008-07-30 | Low-cost non-volatile flash-RAM memory |
US12/986,802 US8427863B2 (en) | 2007-02-12 | 2011-01-07 | Low current switching magnetic tunnel junction design for magnetic memory using domain wall motion |
US13/253,918 US8399943B2 (en) | 2007-02-12 | 2011-10-05 | Non-volatile magnetic memory element with graded layer |
US13/253,916 US8399942B2 (en) | 2007-02-12 | 2011-10-05 | Non-volatile magnetic memory element with graded layer |
US13/345,600 US8391058B2 (en) | 2006-04-27 | 2012-01-06 | Low-cost non-volatile flash-RAM memory |
US13/345,608 US8440471B2 (en) | 2006-04-27 | 2012-01-06 | Low-cost non-volatile flash-RAM memory |
US13/476,879 US8488376B2 (en) | 2007-02-12 | 2012-05-21 | Non-volatile magnetic memory element with graded layer |
US13/685,650 US8982616B1 (en) | 2006-10-20 | 2012-11-26 | Spin-transfer torque magnetic random access memory (STTMRAM) with perpendicular laminated free layer |
US13/720,291 US20130107613A1 (en) | 2006-02-25 | 2012-12-19 | Memory sensing circuit |
US13/720,327 US8760914B2 (en) | 2006-02-25 | 2012-12-19 | Magnetic memory write circuitry |
US13/857,857 US8724379B2 (en) | 2007-02-12 | 2013-04-05 | Magnetic memory with a domain wall |
US13/892,077 US8711613B2 (en) | 2006-04-27 | 2013-05-10 | Non-volatile flash-RAM memory with magnetic memory |
US14/017,255 US8947919B2 (en) | 2006-04-27 | 2013-09-03 | High capacity low cost multi-stacked cross-line magnetic memory |
US14/264,010 US9081669B2 (en) | 2006-04-27 | 2014-04-28 | Hybrid non-volatile memory device |
US14/611,125 US9025371B1 (en) | 2006-10-20 | 2015-01-30 | Spin-transfer torque magnetic random access memory (STTMRAM) with perpendicular laminated free layer |
Related Parent Applications (4)
Application Number | Title | Priority Date | Filing Date | |
---|---|---|---|---|
US11/674,124 Continuation-In-Part US8084835B2 (en) | 2006-10-20 | 2007-02-12 | Non-uniform switching based non-volatile magnetic based memory | |
US11/678,515 Continuation-In-Part US8058696B2 (en) | 2006-02-25 | 2007-02-23 | High capacity low cost multi-state magnetic memory | |
US11/739,648 Continuation-In-Part US8183652B2 (en) | 2006-02-25 | 2007-04-24 | Non-volatile magnetic memory with low switching current and high thermal stability | |
US11/776,692 Continuation-In-Part US8063459B2 (en) | 2006-02-25 | 2007-07-12 | Non-volatile magnetic memory element with graded layer |
Related Child Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/739,648 Continuation-In-Part US8183652B2 (en) | 2006-02-25 | 2007-04-24 | Non-volatile magnetic memory with low switching current and high thermal stability |
US11/776,692 Continuation-In-Part US8063459B2 (en) | 2006-02-25 | 2007-07-12 | Non-volatile magnetic memory element with graded layer |
US12/182,996 Continuation-In-Part US8120949B2 (en) | 2006-02-25 | 2008-07-30 | Low-cost non-volatile flash-RAM memory |
US14/017,255 Continuation US8947919B2 (en) | 2006-02-25 | 2013-09-03 | High capacity low cost multi-stacked cross-line magnetic memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070253245A1 true US20070253245A1 (en) | 2007-11-01 |
Family
ID=38648138
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/740,861 Abandoned US20070253245A1 (en) | 2006-02-25 | 2007-04-26 | High Capacity Low Cost Multi-Stacked Cross-Line Magnetic Memory |
US14/017,255 Active US8947919B2 (en) | 2006-02-25 | 2013-09-03 | High capacity low cost multi-stacked cross-line magnetic memory |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/017,255 Active US8947919B2 (en) | 2006-02-25 | 2013-09-03 | High capacity low cost multi-stacked cross-line magnetic memory |
Country Status (1)
Country | Link |
---|---|
US (2) | US20070253245A1 (en) |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070201265A1 (en) * | 2006-02-25 | 2007-08-30 | Rajiv Yadav Ranjan | High capacity low cost multi-state magnetic memory |
US20080094886A1 (en) * | 2006-10-20 | 2008-04-24 | Rajiv Yadav Ranjan | Non-uniform switching based non-volatile magnetic based memory |
US20080180991A1 (en) * | 2006-11-01 | 2008-07-31 | Yadav Technology | Current-Confined Effect of Magnetic Nano-Current-Channel (NCC) for Magnetic Random Access Memory (MRAM) |
US20080191251A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory with Low Switching Current and High Thermal Stability |
US20080191295A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory Element with Graded Layer |
US20080225585A1 (en) * | 2007-02-12 | 2008-09-18 | Yadav Technology | Low Cost Multi-State Magnetic Memory |
US20090154229A1 (en) * | 2006-02-25 | 2009-06-18 | Yadav Technology Inc. | Sensing and writing to magnetic random access memory (mram) |
US20100091546A1 (en) * | 2008-10-15 | 2010-04-15 | Seagate Technology Llc | High density reconfigurable spin torque non-volatile memory |
US20110089511A1 (en) * | 2007-02-12 | 2011-04-21 | Avalanche Technology, Inc. | Magnetic Random Access Memory (MRAM) Manufacturing Process for a Small Magnetic Tunnel Junction (MTJ) Design with a Low Programming Current Requirement |
US7935619B2 (en) | 2008-11-07 | 2011-05-03 | Seagate Technology Llc | Polarity dependent switch for resistive sense memory |
US7936580B2 (en) | 2008-10-20 | 2011-05-03 | Seagate Technology Llc | MRAM diode array and access method |
US7936583B2 (en) | 2008-10-30 | 2011-05-03 | Seagate Technology Llc | Variable resistive memory punchthrough access method |
US20110116297A1 (en) * | 2007-09-12 | 2011-05-19 | Jaechul Park | Multi-layered memory devices |
US20110133149A1 (en) * | 2009-12-04 | 2011-06-09 | Sonehara Takeshi | Resistance change memory and manufacturing method thereof |
US7974119B2 (en) | 2008-07-10 | 2011-07-05 | Seagate Technology Llc | Transmission gate-based spin-transfer torque memory unit |
US20110188282A1 (en) * | 2010-02-02 | 2011-08-04 | Unity Semiconductor Corporation | Memory architectures and techniques to enhance throughput for cross-point arrays |
US8158964B2 (en) | 2009-07-13 | 2012-04-17 | Seagate Technology Llc | Schottky diode switch and memory units containing the same |
US8159856B2 (en) | 2009-07-07 | 2012-04-17 | Seagate Technology Llc | Bipolar select device for resistive sense memory |
US8178864B2 (en) | 2008-11-18 | 2012-05-15 | Seagate Technology Llc | Asymmetric barrier diode |
US8203869B2 (en) | 2008-12-02 | 2012-06-19 | Seagate Technology Llc | Bit line charge accumulation sensing for resistive changing memory |
US8648426B2 (en) | 2010-12-17 | 2014-02-11 | Seagate Technology Llc | Tunneling transistors |
US9030867B2 (en) | 2008-10-20 | 2015-05-12 | Seagate Technology Llc | Bipolar CMOS select device for resistive sense memory |
US9159913B2 (en) | 2004-02-06 | 2015-10-13 | Unity Semiconductor Corporation | Two-terminal reversibly switchable memory device |
US9997699B2 (en) | 2015-09-18 | 2018-06-12 | Samsung Electronics Co., Ltd. | Semiconductor device having magnetic tunnel junction structure and method of fabricating the same |
US10181444B2 (en) * | 2017-03-03 | 2019-01-15 | SK Hynix Inc. | Electronic device and method for fabricating the same |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5476185B2 (en) * | 2010-03-31 | 2014-04-23 | ルネサスエレクトロニクス株式会社 | The method of manufacturing a semiconductor device and a semiconductor device |
CN105470385A (en) * | 2015-10-30 | 2016-04-06 | 上海磁宇信息科技有限公司 | Manufacturing process of cross-torque array-type magnetic random memory |
Citations (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3665264A (en) * | 1969-09-01 | 1972-05-23 | Matsushita Electric Ind Co Ltd | Stress sensitive semiconductor element having an n+pp+or p+nn+junction |
US5060098A (en) * | 1988-04-18 | 1991-10-22 | Hitachi, Ltd. | Magnetic recorder provided with a magnetic head slider having a non-magnetic oxide of spinel structure |
US5695864A (en) * | 1995-09-28 | 1997-12-09 | International Business Machines Corporation | Electronic device using magnetic components |
US6072718A (en) * | 1998-02-10 | 2000-06-06 | International Business Machines Corporation | Magnetic memory devices having multiple magnetic tunnel junctions therein |
US6169689B1 (en) * | 1999-12-08 | 2001-01-02 | Motorola, Inc. | MTJ stacked cell memory sensing method and apparatus |
US6180444B1 (en) * | 1998-02-18 | 2001-01-30 | International Business Machines Corporation | Semiconductor device having ultra-sharp P-N junction and method of manufacturing the same |
US6285581B1 (en) * | 1999-12-13 | 2001-09-04 | Motorola, Inc. | MRAM having semiconductor device integrated therein |
US6365419B1 (en) * | 2000-08-28 | 2002-04-02 | Motorola, Inc. | High density MRAM cell array |
US20020048128A1 (en) * | 2000-10-20 | 2002-04-25 | Kabushiki Kaisha Toshiba | Magnetoresistance effect element, magnetic head and magnetic recording and/or reproducing system |
US6421270B1 (en) * | 2000-12-29 | 2002-07-16 | Amic Technology (Taiwan) Inc. | Magneto-resistive random access memory |
US6469926B1 (en) * | 2000-03-22 | 2002-10-22 | Motorola, Inc. | Magnetic element with an improved magnetoresistance ratio and fabricating method thereof |
US6501139B1 (en) * | 2001-03-30 | 2002-12-31 | Matrix Semiconductor, Inc. | High-voltage transistor and fabrication process |
US20030108776A1 (en) * | 2001-12-06 | 2003-06-12 | Seagate Technology Llc | Pseudo-laminated soft underlayers for perpendicular magnetic recording media |
US20030111626A1 (en) * | 2001-12-18 | 2003-06-19 | Keiji Hosotani | Magnetic memory device having magnetic shield layer, and manufacturing method thereof |
US20030123200A1 (en) * | 2001-12-27 | 2003-07-03 | Fujitsu Limited | Magnetoresistive element |
US6590806B1 (en) * | 2000-03-09 | 2003-07-08 | Hewlett-Packard Development Company, L.P. | Multibit magnetic memory element |
US20030128483A1 (en) * | 2001-10-12 | 2003-07-10 | Nec Corporation | Exchange coupling film, magneto-resistance effect device, magnetic head, and magnetic random access memory |
US6603677B2 (en) * | 2000-12-07 | 2003-08-05 | Commissariat A L'energie Atomique | Three-layered stacked magnetic spin polarization device with memory |
US6639312B2 (en) * | 2001-11-07 | 2003-10-28 | Matrix Semiconductor, Inc | Dummy wafers and methods for making the same |
US6642585B2 (en) * | 1998-10-08 | 2003-11-04 | Kabushiki Kaisha Toshiba | Semiconductor device having gate electrode of stacked structure including polysilicon layer and metal layer and method of manufacturing the same |
US6649451B1 (en) * | 2001-02-02 | 2003-11-18 | Matrix Semiconductor, Inc. | Structure and method for wafer comprising dielectric and semiconductor |
US20030218905A1 (en) * | 2002-05-22 | 2003-11-27 | Perner Frederick A. | Equi-potential sensing magnetic random access memory (MRAM) with series diodes |
US20030232223A1 (en) * | 1994-08-25 | 2003-12-18 | Johna Leddy | Methods for forming magnetically modified electrodes and articles produced thereby |
US6697294B1 (en) * | 2001-02-23 | 2004-02-24 | Western Digital (Fremont), Inc. | Designs of reference cells for magnetic tunnel junction (MTJ) MRAM |
US20040042112A1 (en) * | 2002-08-29 | 2004-03-04 | Stence Ronald W. | Removable media storage system with memory for storing operational data |
US6714444B2 (en) * | 2002-08-06 | 2004-03-30 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6724585B2 (en) * | 1998-09-18 | 2004-04-20 | Nec Corporation | Magnetoresistive element and device utilizing magnetoresistance effect |
US6743642B2 (en) * | 2002-11-06 | 2004-06-01 | International Business Machines Corporation | Bilayer CMP process to improve surface roughness of magnetic stack in MRAM technology |
US6744086B2 (en) * | 2001-05-15 | 2004-06-01 | Nve Corporation | Current switched magnetoresistive memory cell |
US6759263B2 (en) * | 2002-08-29 | 2004-07-06 | Chentsau Ying | Method of patterning a layer of magnetic material |
US20040130936A1 (en) * | 2003-01-07 | 2004-07-08 | Grandis Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US20040159832A1 (en) * | 2003-01-31 | 2004-08-19 | Hack Jonathan A. | Spintonic devices and methods of making spintronic devices |
US6783999B1 (en) * | 2003-06-20 | 2004-08-31 | Infineon Technologies Ag | Subtractive stud formation for MRAM manufacturing |
US20040170055A1 (en) * | 2003-02-28 | 2004-09-02 | Frank Albert | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US20040201070A1 (en) * | 2003-04-09 | 2004-10-14 | Deak James G | Self-aligned, low-resistance, efficient MRAM read/write conductors |
US6821907B2 (en) * | 2002-03-06 | 2004-11-23 | Applied Materials Inc | Etching methods for a magnetic memory cell stack |
US20050045913A1 (en) * | 2003-08-26 | 2005-03-03 | Nguyen Paul P. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US6893893B2 (en) * | 2002-03-19 | 2005-05-17 | Applied Materials Inc | Method of preventing short circuits in magnetic film stacks |
US20050105325A1 (en) * | 2003-09-29 | 2005-05-19 | Kabushiki Kaisha Toshiba | Magnetic cell and magnetic memory |
US6905578B1 (en) * | 1998-04-27 | 2005-06-14 | Cvc Products, Inc. | Apparatus and method for multi-target physical-vapor deposition of a multi-layer material structure |
US20050133840A1 (en) * | 2003-12-18 | 2005-06-23 | Pietambaram Srinivas V. | Synthetic antiferromagnet structures for use in mtjs in mram technology |
US20050167657A1 (en) * | 2000-03-09 | 2005-08-04 | Nickel Janice H. | Multi-bit magnetic memory cells |
US6933155B2 (en) * | 2003-05-21 | 2005-08-23 | Grandis, Inc. | Methods for providing a sub .15 micron magnetic memory structure |
US20050195532A1 (en) * | 2004-03-03 | 2005-09-08 | Kabushiki Kaisha Toshiba | Magneto-resistance effect element and magnetic memory |
US20050201020A1 (en) * | 2004-03-11 | 2005-09-15 | Hiromi Fuke | Magnetoresistive element, magnetic head, and magnetic recording and reproducing apparatus |
US20050207219A1 (en) * | 2003-03-03 | 2005-09-22 | Kyu-Mann Lee | Magnetic tunnel junction structures and methods of fabrication |
US6964928B2 (en) * | 2002-08-29 | 2005-11-15 | Chentsau Ying | Method for removing residue from a magneto-resistive random access memory (MRAM) film stack using a dual mask |
US20050276996A1 (en) * | 2001-03-22 | 2005-12-15 | Fujitsu Limited. | Magnetoresistive spin-valve sensor and magnetic storage apparatus |
US6984561B2 (en) * | 2002-12-19 | 2006-01-10 | Matrix Semiconductor, Inc. | Method for making high density nonvolatile memory |
US6984585B2 (en) * | 2002-08-12 | 2006-01-10 | Applied Materials Inc | Method for removal of residue from a magneto-resistive random access memory (MRAM) film stack using a sacrificial mask layer |
US20060017081A1 (en) * | 2004-07-26 | 2006-01-26 | Jijun Sun | Magnetic tunnel junction element structures and methods for fabricating the same |
US6992359B2 (en) * | 2004-02-26 | 2006-01-31 | Grandis, Inc. | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US7002781B2 (en) * | 2002-09-09 | 2006-02-21 | Fujitsu Limited | Current-perpendicular-to-the-plane structure magnetoresistive element having the free and/or pinned layers being made of a granular film which includes an electrically conductive magnetic material and a dielectric material |
US7005730B2 (en) * | 2002-02-19 | 2006-02-28 | Matrix Semiconductor, Inc. | Memory module having interconnected and stacked integrated circuits |
US7009877B1 (en) * | 2003-11-14 | 2006-03-07 | Grandis, Inc. | Three-terminal magnetostatically coupled spin transfer-based MRAM cell |
US7018878B2 (en) * | 2001-11-07 | 2006-03-28 | Matrix Semiconductor, Inc. | Metal structures for integrated circuits and methods for making the same |
US7023739B2 (en) * | 2003-12-05 | 2006-04-04 | Matrix Semiconductor, Inc. | NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same |
US7023725B2 (en) * | 2002-09-30 | 2006-04-04 | Kabushiki Kaisha Toshiba | Magnetic memory |
US7026673B2 (en) * | 2003-12-11 | 2006-04-11 | International Business Machines Corporation | Low magnetization materials for high performance magnetic memory devices |
US20060083056A1 (en) * | 2002-11-12 | 2006-04-20 | Nve Corporation | Magnetic memory layers thermal pulse transitions |
US20060104110A1 (en) * | 2004-11-18 | 2006-05-18 | International Business Machines Corporation | Spin-current switchable magnetic memory element and method of fabricating the memory element |
US20060109591A1 (en) * | 2004-11-19 | 2006-05-25 | Ranjan Rajiv Y | Method of making substrates for media used in hard drives |
US20060114620A1 (en) * | 2004-11-30 | 2006-06-01 | Tdk Corporation | Granular type free layer and magnetic head |
US7057921B2 (en) * | 2004-05-11 | 2006-06-06 | Grandis, Inc. | Spin barrier enhanced dual magnetoresistance effect element and magnetic memory using the same |
US20060141640A1 (en) * | 2004-12-29 | 2006-06-29 | Yiming Huai | MTJ elements with high spin polarization layers configured for spin-transfer switching and spintronics devices using the magnetic elements |
US20060171198A1 (en) * | 2005-01-28 | 2006-08-03 | Yoshiaki Saito | Spin-injection magnetic random access memory |
US7088609B2 (en) * | 2004-05-11 | 2006-08-08 | Grandis, Inc. | Spin barrier enhanced magnetoresistance effect element and magnetic memory using the same |
US20060187703A1 (en) * | 2002-06-20 | 2006-08-24 | Sony Corporation | Magnetoresistive effect element, magentic memory device and manufacturing method of magnetoresistive effect element and magnetic memory device |
US20060192237A1 (en) * | 2003-12-22 | 2006-08-31 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
US7109539B2 (en) * | 2004-03-09 | 2006-09-19 | International Business Machines Corporation | Multiple-bit magnetic random access memory cell employing adiabatic switching |
US7120049B2 (en) * | 2002-11-26 | 2006-10-10 | Kabushiki Kaisha Toshiba | Magnetic cell and magnetic memory |
US20060227465A1 (en) * | 2005-03-22 | 2006-10-12 | Kabushiki Kaisha Toshiba | Magneto-resistance effect element and magnetic memory |
US7123498B2 (en) * | 2001-01-24 | 2006-10-17 | International Business Machines Corporation | Non-volatile memory device |
US7126201B2 (en) * | 2002-07-09 | 2006-10-24 | Nec Corporation | Magnetic random access memory |
US20060239066A1 (en) * | 2005-04-22 | 2006-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic random access memory device |
US20060268604A1 (en) * | 2005-05-25 | 2006-11-30 | Hitachi, Ltd. | Magnetic recording apparatus using magnetization reversal by spin injection with thermal assistance |
US7148531B2 (en) * | 2004-04-29 | 2006-12-12 | Nve Corporation | Magnetoresistive memory SOI cell |
US20070007609A1 (en) * | 2005-07-06 | 2007-01-11 | Kabushiki Kaisha Toshiba | Magnetoresistive effect element and magnetic memory |
US7170775B2 (en) * | 2005-01-06 | 2007-01-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | MRAM cell with reduced write current |
US7183130B2 (en) * | 2003-07-29 | 2007-02-27 | International Business Machines Corporation | Magnetic random access memory and method of fabricating thereof |
US20070085068A1 (en) * | 2005-10-14 | 2007-04-19 | Dmytro Apalkov | Spin transfer based magnetic storage cells utilizing granular free layers and magnetic memories using such cells |
US20070086121A1 (en) * | 2005-10-19 | 2007-04-19 | Toshihiko Nagase | Magnetoresistive element |
US20070164336A1 (en) * | 2006-01-17 | 2007-07-19 | Yoshiaki Saito | Spin fet and spin memory |
US20070171694A1 (en) * | 2005-12-23 | 2007-07-26 | Yiming Huai | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
US20070201265A1 (en) * | 2006-02-25 | 2007-08-30 | Rajiv Yadav Ranjan | High capacity low cost multi-state magnetic memory |
US20080043519A1 (en) * | 2006-08-21 | 2008-02-21 | Kabushiki Kaisha Toshiba | Magnetic memory element, magnetic memory having said magnetic memory element, and method for driving magnetic memory |
US20080164548A1 (en) * | 2006-02-25 | 2008-07-10 | Yadav Technology | Low resistance high-tmr magnetic tunnel junction and process for fabrication thereof |
US20080180991A1 (en) * | 2006-11-01 | 2008-07-31 | Yadav Technology | Current-Confined Effect of Magnetic Nano-Current-Channel (NCC) for Magnetic Random Access Memory (MRAM) |
US20080191295A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory Element with Graded Layer |
US20080191251A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory with Low Switching Current and High Thermal Stability |
US20080225585A1 (en) * | 2007-02-12 | 2008-09-18 | Yadav Technology | Low Cost Multi-State Magnetic Memory |
US20080246104A1 (en) * | 2007-02-12 | 2008-10-09 | Yadav Technology | High Capacity Low Cost Multi-State Magnetic Memory |
US20080253174A1 (en) * | 2007-03-30 | 2008-10-16 | Masatoshi Yoshikawa | Magnetoresistance effect element and magnetoresistive random access memory using the same |
US20080293165A1 (en) * | 2006-02-25 | 2008-11-27 | Yadav Technology, Inc. | Method for manufacturing non-volatile magnetic memory |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4050446B2 (en) * | 2000-06-30 | 2008-02-20 | 株式会社東芝 | Solid-state magnetic memory |
JP2002299584A (en) * | 2001-04-03 | 2002-10-11 | Mitsubishi Electric Corp | Magnetic random access memory device and semiconductor device |
JP2004179483A (en) * | 2002-11-28 | 2004-06-24 | Hitachi Ltd | Nonvolatile magnetic memory |
US7728384B2 (en) * | 2006-05-30 | 2010-06-01 | Macronix International Co., Ltd. | Magnetic random access memory using single crystal self-aligned diode |
-
2007
- 2007-04-26 US US11/740,861 patent/US20070253245A1/en not_active Abandoned
-
2013
- 2013-09-03 US US14/017,255 patent/US8947919B2/en active Active
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3665264A (en) * | 1969-09-01 | 1972-05-23 | Matsushita Electric Ind Co Ltd | Stress sensitive semiconductor element having an n+pp+or p+nn+junction |
US5060098A (en) * | 1988-04-18 | 1991-10-22 | Hitachi, Ltd. | Magnetic recorder provided with a magnetic head slider having a non-magnetic oxide of spinel structure |
US20030232223A1 (en) * | 1994-08-25 | 2003-12-18 | Johna Leddy | Methods for forming magnetically modified electrodes and articles produced thereby |
US5695864A (en) * | 1995-09-28 | 1997-12-09 | International Business Machines Corporation | Electronic device using magnetic components |
US6072718A (en) * | 1998-02-10 | 2000-06-06 | International Business Machines Corporation | Magnetic memory devices having multiple magnetic tunnel junctions therein |
US6180444B1 (en) * | 1998-02-18 | 2001-01-30 | International Business Machines Corporation | Semiconductor device having ultra-sharp P-N junction and method of manufacturing the same |
US6905578B1 (en) * | 1998-04-27 | 2005-06-14 | Cvc Products, Inc. | Apparatus and method for multi-target physical-vapor deposition of a multi-layer material structure |
US6724585B2 (en) * | 1998-09-18 | 2004-04-20 | Nec Corporation | Magnetoresistive element and device utilizing magnetoresistance effect |
US6642585B2 (en) * | 1998-10-08 | 2003-11-04 | Kabushiki Kaisha Toshiba | Semiconductor device having gate electrode of stacked structure including polysilicon layer and metal layer and method of manufacturing the same |
US6169689B1 (en) * | 1999-12-08 | 2001-01-02 | Motorola, Inc. | MTJ stacked cell memory sensing method and apparatus |
US6285581B1 (en) * | 1999-12-13 | 2001-09-04 | Motorola, Inc. | MRAM having semiconductor device integrated therein |
US6590806B1 (en) * | 2000-03-09 | 2003-07-08 | Hewlett-Packard Development Company, L.P. | Multibit magnetic memory element |
US20050167657A1 (en) * | 2000-03-09 | 2005-08-04 | Nickel Janice H. | Multi-bit magnetic memory cells |
US6469926B1 (en) * | 2000-03-22 | 2002-10-22 | Motorola, Inc. | Magnetic element with an improved magnetoresistance ratio and fabricating method thereof |
US6365419B1 (en) * | 2000-08-28 | 2002-04-02 | Motorola, Inc. | High density MRAM cell array |
US20020048128A1 (en) * | 2000-10-20 | 2002-04-25 | Kabushiki Kaisha Toshiba | Magnetoresistance effect element, magnetic head and magnetic recording and/or reproducing system |
US6603677B2 (en) * | 2000-12-07 | 2003-08-05 | Commissariat A L'energie Atomique | Three-layered stacked magnetic spin polarization device with memory |
US6421270B1 (en) * | 2000-12-29 | 2002-07-16 | Amic Technology (Taiwan) Inc. | Magneto-resistive random access memory |
US7123498B2 (en) * | 2001-01-24 | 2006-10-17 | International Business Machines Corporation | Non-volatile memory device |
US6649451B1 (en) * | 2001-02-02 | 2003-11-18 | Matrix Semiconductor, Inc. | Structure and method for wafer comprising dielectric and semiconductor |
US6697294B1 (en) * | 2001-02-23 | 2004-02-24 | Western Digital (Fremont), Inc. | Designs of reference cells for magnetic tunnel junction (MTJ) MRAM |
US20050276996A1 (en) * | 2001-03-22 | 2005-12-15 | Fujitsu Limited. | Magnetoresistive spin-valve sensor and magnetic storage apparatus |
US6501139B1 (en) * | 2001-03-30 | 2002-12-31 | Matrix Semiconductor, Inc. | High-voltage transistor and fabrication process |
US6744086B2 (en) * | 2001-05-15 | 2004-06-01 | Nve Corporation | Current switched magnetoresistive memory cell |
US20030128483A1 (en) * | 2001-10-12 | 2003-07-10 | Nec Corporation | Exchange coupling film, magneto-resistance effect device, magnetic head, and magnetic random access memory |
US6639312B2 (en) * | 2001-11-07 | 2003-10-28 | Matrix Semiconductor, Inc | Dummy wafers and methods for making the same |
US7018878B2 (en) * | 2001-11-07 | 2006-03-28 | Matrix Semiconductor, Inc. | Metal structures for integrated circuits and methods for making the same |
US20030108776A1 (en) * | 2001-12-06 | 2003-06-12 | Seagate Technology Llc | Pseudo-laminated soft underlayers for perpendicular magnetic recording media |
US20030111626A1 (en) * | 2001-12-18 | 2003-06-19 | Keiji Hosotani | Magnetic memory device having magnetic shield layer, and manufacturing method thereof |
US20030123200A1 (en) * | 2001-12-27 | 2003-07-03 | Fujitsu Limited | Magnetoresistive element |
US7005730B2 (en) * | 2002-02-19 | 2006-02-28 | Matrix Semiconductor, Inc. | Memory module having interconnected and stacked integrated circuits |
US6821907B2 (en) * | 2002-03-06 | 2004-11-23 | Applied Materials Inc | Etching methods for a magnetic memory cell stack |
US6893893B2 (en) * | 2002-03-19 | 2005-05-17 | Applied Materials Inc | Method of preventing short circuits in magnetic film stacks |
US20030218905A1 (en) * | 2002-05-22 | 2003-11-27 | Perner Frederick A. | Equi-potential sensing magnetic random access memory (MRAM) with series diodes |
US20060187703A1 (en) * | 2002-06-20 | 2006-08-24 | Sony Corporation | Magnetoresistive effect element, magentic memory device and manufacturing method of magnetoresistive effect element and magnetic memory device |
US7126201B2 (en) * | 2002-07-09 | 2006-10-24 | Nec Corporation | Magnetic random access memory |
US6920063B2 (en) * | 2002-08-06 | 2005-07-19 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6714444B2 (en) * | 2002-08-06 | 2004-03-30 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US7106624B2 (en) * | 2002-08-06 | 2006-09-12 | Grandis, Inc. | Magnetic element utilizing spin transfer and an mram device using the magnetic element |
US6984585B2 (en) * | 2002-08-12 | 2006-01-10 | Applied Materials Inc | Method for removal of residue from a magneto-resistive random access memory (MRAM) film stack using a sacrificial mask layer |
US20040042112A1 (en) * | 2002-08-29 | 2004-03-04 | Stence Ronald W. | Removable media storage system with memory for storing operational data |
US6759263B2 (en) * | 2002-08-29 | 2004-07-06 | Chentsau Ying | Method of patterning a layer of magnetic material |
US6964928B2 (en) * | 2002-08-29 | 2005-11-15 | Chentsau Ying | Method for removing residue from a magneto-resistive random access memory (MRAM) film stack using a dual mask |
US7002781B2 (en) * | 2002-09-09 | 2006-02-21 | Fujitsu Limited | Current-perpendicular-to-the-plane structure magnetoresistive element having the free and/or pinned layers being made of a granular film which includes an electrically conductive magnetic material and a dielectric material |
US7023725B2 (en) * | 2002-09-30 | 2006-04-04 | Kabushiki Kaisha Toshiba | Magnetic memory |
US6743642B2 (en) * | 2002-11-06 | 2004-06-01 | International Business Machines Corporation | Bilayer CMP process to improve surface roughness of magnetic stack in MRAM technology |
US20060083056A1 (en) * | 2002-11-12 | 2006-04-20 | Nve Corporation | Magnetic memory layers thermal pulse transitions |
US7120049B2 (en) * | 2002-11-26 | 2006-10-10 | Kabushiki Kaisha Toshiba | Magnetic cell and magnetic memory |
US6995422B2 (en) * | 2002-12-19 | 2006-02-07 | Matrix Semiconductor, Inc. | High-density three-dimensional memory |
US6984561B2 (en) * | 2002-12-19 | 2006-01-10 | Matrix Semiconductor, Inc. | Method for making high density nonvolatile memory |
US20040130936A1 (en) * | 2003-01-07 | 2004-07-08 | Grandis Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US20040159832A1 (en) * | 2003-01-31 | 2004-08-19 | Hack Jonathan A. | Spintonic devices and methods of making spintronic devices |
US20040170055A1 (en) * | 2003-02-28 | 2004-09-02 | Frank Albert | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US20050207219A1 (en) * | 2003-03-03 | 2005-09-22 | Kyu-Mann Lee | Magnetic tunnel junction structures and methods of fabrication |
US20040201070A1 (en) * | 2003-04-09 | 2004-10-14 | Deak James G | Self-aligned, low-resistance, efficient MRAM read/write conductors |
US6933155B2 (en) * | 2003-05-21 | 2005-08-23 | Grandis, Inc. | Methods for providing a sub .15 micron magnetic memory structure |
US6783999B1 (en) * | 2003-06-20 | 2004-08-31 | Infineon Technologies Ag | Subtractive stud formation for MRAM manufacturing |
US7183130B2 (en) * | 2003-07-29 | 2007-02-27 | International Business Machines Corporation | Magnetic random access memory and method of fabricating thereof |
US20050045913A1 (en) * | 2003-08-26 | 2005-03-03 | Nguyen Paul P. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US6985385B2 (en) * | 2003-08-26 | 2006-01-10 | Grandis, Inc. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US20050105325A1 (en) * | 2003-09-29 | 2005-05-19 | Kabushiki Kaisha Toshiba | Magnetic cell and magnetic memory |
US7009877B1 (en) * | 2003-11-14 | 2006-03-07 | Grandis, Inc. | Three-terminal magnetostatically coupled spin transfer-based MRAM cell |
US7023739B2 (en) * | 2003-12-05 | 2006-04-04 | Matrix Semiconductor, Inc. | NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same |
US7026673B2 (en) * | 2003-12-11 | 2006-04-11 | International Business Machines Corporation | Low magnetization materials for high performance magnetic memory devices |
US20050133840A1 (en) * | 2003-12-18 | 2005-06-23 | Pietambaram Srinivas V. | Synthetic antiferromagnet structures for use in mtjs in mram technology |
US20060192237A1 (en) * | 2003-12-22 | 2006-08-31 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
US20060081953A1 (en) * | 2004-02-26 | 2006-04-20 | Nguyen Paul P | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US6992359B2 (en) * | 2004-02-26 | 2006-01-31 | Grandis, Inc. | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US20050195532A1 (en) * | 2004-03-03 | 2005-09-08 | Kabushiki Kaisha Toshiba | Magneto-resistance effect element and magnetic memory |
US7109539B2 (en) * | 2004-03-09 | 2006-09-19 | International Business Machines Corporation | Multiple-bit magnetic random access memory cell employing adiabatic switching |
US20050201020A1 (en) * | 2004-03-11 | 2005-09-15 | Hiromi Fuke | Magnetoresistive element, magnetic head, and magnetic recording and reproducing apparatus |
US7148531B2 (en) * | 2004-04-29 | 2006-12-12 | Nve Corporation | Magnetoresistive memory SOI cell |
US7088609B2 (en) * | 2004-05-11 | 2006-08-08 | Grandis, Inc. | Spin barrier enhanced magnetoresistance effect element and magnetic memory using the same |
US7057921B2 (en) * | 2004-05-11 | 2006-06-06 | Grandis, Inc. | Spin barrier enhanced dual magnetoresistance effect element and magnetic memory using the same |
US20060017081A1 (en) * | 2004-07-26 | 2006-01-26 | Jijun Sun | Magnetic tunnel junction element structures and methods for fabricating the same |
US20060104110A1 (en) * | 2004-11-18 | 2006-05-18 | International Business Machines Corporation | Spin-current switchable magnetic memory element and method of fabricating the memory element |
US20060109591A1 (en) * | 2004-11-19 | 2006-05-25 | Ranjan Rajiv Y | Method of making substrates for media used in hard drives |
US20060114620A1 (en) * | 2004-11-30 | 2006-06-01 | Tdk Corporation | Granular type free layer and magnetic head |
US20060141640A1 (en) * | 2004-12-29 | 2006-06-29 | Yiming Huai | MTJ elements with high spin polarization layers configured for spin-transfer switching and spintronics devices using the magnetic elements |
US7170775B2 (en) * | 2005-01-06 | 2007-01-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | MRAM cell with reduced write current |
US20060171198A1 (en) * | 2005-01-28 | 2006-08-03 | Yoshiaki Saito | Spin-injection magnetic random access memory |
US20060227465A1 (en) * | 2005-03-22 | 2006-10-12 | Kabushiki Kaisha Toshiba | Magneto-resistance effect element and magnetic memory |
US20060239066A1 (en) * | 2005-04-22 | 2006-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic random access memory device |
US20060268604A1 (en) * | 2005-05-25 | 2006-11-30 | Hitachi, Ltd. | Magnetic recording apparatus using magnetization reversal by spin injection with thermal assistance |
US20070007609A1 (en) * | 2005-07-06 | 2007-01-11 | Kabushiki Kaisha Toshiba | Magnetoresistive effect element and magnetic memory |
US20070085068A1 (en) * | 2005-10-14 | 2007-04-19 | Dmytro Apalkov | Spin transfer based magnetic storage cells utilizing granular free layers and magnetic memories using such cells |
US20070086121A1 (en) * | 2005-10-19 | 2007-04-19 | Toshihiko Nagase | Magnetoresistive element |
US20070171694A1 (en) * | 2005-12-23 | 2007-07-26 | Yiming Huai | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
US20070164336A1 (en) * | 2006-01-17 | 2007-07-19 | Yoshiaki Saito | Spin fet and spin memory |
US20070201265A1 (en) * | 2006-02-25 | 2007-08-30 | Rajiv Yadav Ranjan | High capacity low cost multi-state magnetic memory |
US20080293165A1 (en) * | 2006-02-25 | 2008-11-27 | Yadav Technology, Inc. | Method for manufacturing non-volatile magnetic memory |
US20080164548A1 (en) * | 2006-02-25 | 2008-07-10 | Yadav Technology | Low resistance high-tmr magnetic tunnel junction and process for fabrication thereof |
US20080043519A1 (en) * | 2006-08-21 | 2008-02-21 | Kabushiki Kaisha Toshiba | Magnetic memory element, magnetic memory having said magnetic memory element, and method for driving magnetic memory |
US20080180991A1 (en) * | 2006-11-01 | 2008-07-31 | Yadav Technology | Current-Confined Effect of Magnetic Nano-Current-Channel (NCC) for Magnetic Random Access Memory (MRAM) |
US20080191295A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory Element with Graded Layer |
US20080191251A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory with Low Switching Current and High Thermal Stability |
US20080225585A1 (en) * | 2007-02-12 | 2008-09-18 | Yadav Technology | Low Cost Multi-State Magnetic Memory |
US20080246104A1 (en) * | 2007-02-12 | 2008-10-09 | Yadav Technology | High Capacity Low Cost Multi-State Magnetic Memory |
US20080253174A1 (en) * | 2007-03-30 | 2008-10-16 | Masatoshi Yoshikawa | Magnetoresistance effect element and magnetoresistive random access memory using the same |
Cited By (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9159913B2 (en) | 2004-02-06 | 2015-10-13 | Unity Semiconductor Corporation | Two-terminal reversibly switchable memory device |
US9831425B2 (en) | 2004-02-06 | 2017-11-28 | Unity Semiconductor Corporation | Two-terminal reversibly switchable memory device |
US20090154229A1 (en) * | 2006-02-25 | 2009-06-18 | Yadav Technology Inc. | Sensing and writing to magnetic random access memory (mram) |
US8363457B2 (en) | 2006-02-25 | 2013-01-29 | Avalanche Technology, Inc. | Magnetic memory sensing circuit |
US20070201265A1 (en) * | 2006-02-25 | 2007-08-30 | Rajiv Yadav Ranjan | High capacity low cost multi-state magnetic memory |
US8058696B2 (en) | 2006-02-25 | 2011-11-15 | Avalanche Technology, Inc. | High capacity low cost multi-state magnetic memory |
US8084835B2 (en) | 2006-10-20 | 2011-12-27 | Avalanche Technology, Inc. | Non-uniform switching based non-volatile magnetic based memory |
US20080094886A1 (en) * | 2006-10-20 | 2008-04-24 | Rajiv Yadav Ranjan | Non-uniform switching based non-volatile magnetic based memory |
US20080180991A1 (en) * | 2006-11-01 | 2008-07-31 | Yadav Technology | Current-Confined Effect of Magnetic Nano-Current-Channel (NCC) for Magnetic Random Access Memory (MRAM) |
US7732881B2 (en) | 2006-11-01 | 2010-06-08 | Avalanche Technology, Inc. | Current-confined effect of magnetic nano-current-channel (NCC) for magnetic random access memory (MRAM) |
US8063459B2 (en) | 2007-02-12 | 2011-11-22 | Avalanche Technologies, Inc. | Non-volatile magnetic memory element with graded layer |
US20080191251A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory with Low Switching Current and High Thermal Stability |
US20110089511A1 (en) * | 2007-02-12 | 2011-04-21 | Avalanche Technology, Inc. | Magnetic Random Access Memory (MRAM) Manufacturing Process for a Small Magnetic Tunnel Junction (MTJ) Design with a Low Programming Current Requirement |
US20080225585A1 (en) * | 2007-02-12 | 2008-09-18 | Yadav Technology | Low Cost Multi-State Magnetic Memory |
US8183652B2 (en) | 2007-02-12 | 2012-05-22 | Avalanche Technology, Inc. | Non-volatile magnetic memory with low switching current and high thermal stability |
US8018011B2 (en) | 2007-02-12 | 2011-09-13 | Avalanche Technology, Inc. | Low cost multi-state magnetic memory |
US8542524B2 (en) | 2007-02-12 | 2013-09-24 | Avalanche Technology, Inc. | Magnetic random access memory (MRAM) manufacturing process for a small magnetic tunnel junction (MTJ) design with a low programming current requirement |
US20080191295A1 (en) * | 2007-02-12 | 2008-08-14 | Yadav Technology | Non-Volatile Magnetic Memory Element with Graded Layer |
US8526263B2 (en) * | 2007-09-12 | 2013-09-03 | Samsung Electronics Co., Ltd. | Multi-layered memory devices |
US8514653B2 (en) * | 2007-09-12 | 2013-08-20 | Samsung Electronics Co., Ltd. | Multi-layered memory devices |
US20110116297A1 (en) * | 2007-09-12 | 2011-05-19 | Jaechul Park | Multi-layered memory devices |
US20110116336A1 (en) * | 2007-09-12 | 2011-05-19 | Jaechul Park | Multi-layered memory devices |
US8199563B2 (en) | 2008-07-10 | 2012-06-12 | Seagate Technology Llc | Transmission gate-based spin-transfer torque memory unit |
US7974119B2 (en) | 2008-07-10 | 2011-07-05 | Seagate Technology Llc | Transmission gate-based spin-transfer torque memory unit |
US8416615B2 (en) | 2008-07-10 | 2013-04-09 | Seagate Technology Llc | Transmission gate-based spin-transfer torque memory unit |
US20100091546A1 (en) * | 2008-10-15 | 2010-04-15 | Seagate Technology Llc | High density reconfigurable spin torque non-volatile memory |
US9030867B2 (en) | 2008-10-20 | 2015-05-12 | Seagate Technology Llc | Bipolar CMOS select device for resistive sense memory |
US7936580B2 (en) | 2008-10-20 | 2011-05-03 | Seagate Technology Llc | MRAM diode array and access method |
US8514605B2 (en) | 2008-10-20 | 2013-08-20 | Seagate Technology Llc | MRAM diode array and access method |
US8289746B2 (en) | 2008-10-20 | 2012-10-16 | Seagate Technology Llc | MRAM diode array and access method |
US8508981B2 (en) | 2008-10-30 | 2013-08-13 | Seagate Technology Llc | Apparatus for variable resistive memory punchthrough access method |
US7936583B2 (en) | 2008-10-30 | 2011-05-03 | Seagate Technology Llc | Variable resistive memory punchthrough access method |
US7961497B2 (en) | 2008-10-30 | 2011-06-14 | Seagate Technology Llc | Variable resistive memory punchthrough access method |
US8199558B2 (en) | 2008-10-30 | 2012-06-12 | Seagate Technology Llc | Apparatus for variable resistive memory punchthrough access method |
US8098510B2 (en) | 2008-10-30 | 2012-01-17 | Seagate Technology Llc | Variable resistive memory punchthrough access method |
US7935619B2 (en) | 2008-11-07 | 2011-05-03 | Seagate Technology Llc | Polarity dependent switch for resistive sense memory |
US8508980B2 (en) | 2008-11-07 | 2013-08-13 | Seagate Technology Llc | Polarity dependent switch for resistive sense memory |
US8072014B2 (en) | 2008-11-07 | 2011-12-06 | Seagate Technology Llc | Polarity dependent switch for resistive sense memory |
US8178864B2 (en) | 2008-11-18 | 2012-05-15 | Seagate Technology Llc | Asymmetric barrier diode |
US8638597B2 (en) | 2008-12-02 | 2014-01-28 | Seagate Technology Llc | Bit line charge accumulation sensing for resistive changing memory |
US8203869B2 (en) | 2008-12-02 | 2012-06-19 | Seagate Technology Llc | Bit line charge accumulation sensing for resistive changing memory |
US8159856B2 (en) | 2009-07-07 | 2012-04-17 | Seagate Technology Llc | Bipolar select device for resistive sense memory |
US8514608B2 (en) | 2009-07-07 | 2013-08-20 | Seagate Technology Llc | Bipolar select device for resistive sense memory |
US8288749B2 (en) | 2009-07-13 | 2012-10-16 | Seagate Technology Llc | Schottky diode switch and memory units containing the same |
US8158964B2 (en) | 2009-07-13 | 2012-04-17 | Seagate Technology Llc | Schottky diode switch and memory units containing the same |
US8198181B1 (en) | 2009-07-13 | 2012-06-12 | Seagate Technology Llc | Schottky diode switch and memory units containing the same |
US9203021B2 (en) | 2009-12-04 | 2015-12-01 | Kabushiki Kaisha Toshiba | Resistance change memory and manufacturing method thereof |
US8481988B2 (en) * | 2009-12-04 | 2013-07-09 | Kabushiki Kaisha Toshiba | Resistance change memory and manufacturing method thereof |
US20110133149A1 (en) * | 2009-12-04 | 2011-06-09 | Sonehara Takeshi | Resistance change memory and manufacturing method thereof |
US8638584B2 (en) * | 2010-02-02 | 2014-01-28 | Unity Semiconductor Corporation | Memory architectures and techniques to enhance throughput for cross-point arrays |
US20110188282A1 (en) * | 2010-02-02 | 2011-08-04 | Unity Semiconductor Corporation | Memory architectures and techniques to enhance throughput for cross-point arrays |
US8648426B2 (en) | 2010-12-17 | 2014-02-11 | Seagate Technology Llc | Tunneling transistors |
US9997699B2 (en) | 2015-09-18 | 2018-06-12 | Samsung Electronics Co., Ltd. | Semiconductor device having magnetic tunnel junction structure and method of fabricating the same |
US10181444B2 (en) * | 2017-03-03 | 2019-01-15 | SK Hynix Inc. | Electronic device and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US20140011296A1 (en) | 2014-01-09 |
US8947919B2 (en) | 2015-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Tehrani et al. | Magnetoresistive random access memory using magnetic tunnel junctions | |
US6750540B2 (en) | Magnetic random access memory using schottky diode | |
US7291878B2 (en) | Ultra low-cost solid-state memory | |
US20140027869A1 (en) | AMORPHOUS ALLOY SPACER FOR PERPENDICULAR MTJs | |
US7109539B2 (en) | Multiple-bit magnetic random access memory cell employing adiabatic switching | |
US20050057960A1 (en) | Magneto-resistive effect element and magnetic memory | |
US20100102406A1 (en) | Magnetic stack design | |
US7732881B2 (en) | Current-confined effect of magnetic nano-current-channel (NCC) for magnetic random access memory (MRAM) | |
US20080310219A1 (en) | Method and system for providing a magnetic element and magnetic memory being unidirectional writing enabled | |
US20120134201A1 (en) | Magnetic memory element and driving method for same | |
US6909633B2 (en) | MRAM architecture with a flux closed data storage layer | |
US20140252439A1 (en) | Mram having spin hall effect writing and method of making the same | |
US20070164265A1 (en) | Semiconductor memory device | |
US7881098B2 (en) | Memory with separate read and write paths | |
US20080225585A1 (en) | Low Cost Multi-State Magnetic Memory | |
US20080180859A1 (en) | Magnetoresistive element and magnetic memory | |
US20080191295A1 (en) | Non-Volatile Magnetic Memory Element with Graded Layer | |
Reohr et al. | Memories of tomorrow | |
US20100230769A1 (en) | Magnetoresistive element, magnetic random access memory and method of manufacturing the same | |
US20080246104A1 (en) | High Capacity Low Cost Multi-State Magnetic Memory | |
US20080191251A1 (en) | Non-Volatile Magnetic Memory with Low Switching Current and High Thermal Stability | |
US20110292714A1 (en) | Structures and methods for a field-reset spin-torque mram | |
US20070201265A1 (en) | High capacity low cost multi-state magnetic memory | |
US7804709B2 (en) | Diode assisted switching spin-transfer torque memory unit | |
Li et al. | An overview of non-volatile memory technology and the implication for tools and architectures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: YADAV TECHNOLOGY, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RANJAN, RAJIV YADAV;KESHTBOD, PARVIZ;REEL/FRAME:019445/0137;SIGNING DATES FROM 20070525 TO 20070527 |
|
AS | Assignment |
Owner name: THOMVEST SEED CAPITAL INC., CANADA Free format text: SECURITY AGREEMENT;ASSIGNOR:YADAV TECHNOLOGY, INC.;REEL/FRAME:020792/0860 Effective date: 20080314 Owner name: THOMVEST SEED CAPITAL INC.,CANADA Free format text: SECURITY AGREEMENT;ASSIGNOR:YADAV TECHNOLOGY, INC.;REEL/FRAME:020792/0860 Effective date: 20080314 |
|
AS | Assignment |
Owner name: AVALANCHE TECHNOLOGY, INC.,CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:YADAV TECHNOLOGY, INC.;REEL/FRAME:024258/0835 Effective date: 20091218 Owner name: AVALANCHE TECHNOLOGY, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:YADAV TECHNOLOGY, INC.;REEL/FRAME:024258/0835 Effective date: 20091218 |
|
AS | Assignment |
Owner name: AVALANCHE TECHNOLOGY, INC. (FORMERLY YADAV TECHNOL Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THOMVEST SEED CAPITAL INC.;REEL/FRAME:036638/0594 Effective date: 20150918 |