US20070237285A1 - Shift register with four phase clocks - Google Patents

Shift register with four phase clocks Download PDF

Info

Publication number
US20070237285A1
US20070237285A1 US11/399,803 US39980306A US2007237285A1 US 20070237285 A1 US20070237285 A1 US 20070237285A1 US 39980306 A US39980306 A US 39980306A US 2007237285 A1 US2007237285 A1 US 2007237285A1
Authority
US
United States
Prior art keywords
electrically coupled
node
input
gate
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/399,803
Other versions
US7283603B1 (en
Inventor
Chih Chien
Ming Lai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AU Optronics Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Assigned to AU OPTRONICS CORPORATION reassignment AU OPTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIEN, CHIH YUAN, LAI, MING SHENG
Priority to US11/399,803 priority Critical patent/US7283603B1/en
Publication of US20070237285A1 publication Critical patent/US20070237285A1/en
Publication of US7283603B1 publication Critical patent/US7283603B1/en
Application granted granted Critical
Assigned to AU OPTRONICS CORP., AU OPTRONICS CORPORATION AMERICA reassignment AU OPTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AU OPTRONICS CORP.
Assigned to AU OPTRONICS CORP. reassignment AU OPTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AU OPTRONICS CORP., AU OPTRONICS CORPORATION AMERICA
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using semiconductor elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/0286Details of a shift registers arranged for use in a driving circuit

Abstract

A shift register comprising means for providing a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1, and a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, where the second frequency f2 is different from the first frequency f1, and means for generating a plurality of signals responsive to a start pulse signal, the first pair of clock signals CLK1 and XCLK1, and the second pair of clock signals CLK2 and XCLK2. Each of the plurality of signals is sequentially shifted from the start pulse signal.

Description

    FIELD OF THE INVENTION
  • The present invention relates generally to a shift register, and in particular to a shift register having four phase clocks.
  • BACKGROUND OF THE INVENTION
  • A liquid crystal display (hereinafter “LCD”) includes an LCD panel formed with liquid crystal cells and pixel elements with each associating with a corresponding liquid crystal cell. These pixel elements are substantially arranged in the form of a matrix having gate lines in rows and data lines in columns. The LCD panel is driven by a driving circuit including a gate driver and a data driver. The gate driver generates a plurality of gate signals (scanning signals) sequentially applied to the gate lines for sequentially turning on the pixel elements row-by-row. The data driver generates a plurality of source signals (data signals), i.e., sequentially sampling image signals, simultaneously applied to the data lines in conjunction with the gate signals applied to the gate lines for aligning states of the liquid crystal cells on the LCD panel to control light transmittance therethrough, thereby displaying an image on the LCD.
  • In such a driving circuit, a shift register is utilized in the gate driver to generate the plurality of gate signals for sequentially driving the gate lines. To lower down costs, there have been efforts to integrate the shift register into an LCD panel. One of the efforts, for example, is to fabricate the shift register on a glass substrate of the LCD panel using an amorphous silicon (hereinafter “a-Si”) thin film transistors (hereinafter “TFTs”), and/or low temperature polycrystalline silicon (hereinafter “LTPS”) TFTs.
  • Conventionally, a shift register having multiple stages is designed such that in operation there are some TFTs that are turned on for a long period of time for the purpose of discharges. Additionally, such a shift register is usually supplied with two or more clock signals to substantially shift an output signal of a stage from its input signal that is an output signal of its immediately prior stage, thereby generating of a plurality of sequentially shifted output signals. If the two or more clock signals have a same frequency that is very high, some TFTs in the shift register may frequently be turned on during operation. However, when voltages are continually or frequently applied to TFTs made from a-Si and/or LTPS material for a long period of time, the characteristics of the TFTs may deteriorate due to stress thereon and thus the TFTs may not function properly, thereby reducing the reliability of the shift register.
  • Therefore, a heretofore unaddressed need exists in the art to address the aforementioned deficiencies and inadequacies.
  • SUMMARY OF THE INVENTION
  • The present invention, in one aspect, relates to a shift register. In one embodiment, the shift register includes a start pulse input line for providing a start pulse, SP, a first signal line for providing a first clock signal, CLK1, a second signal line for providing a second clock signal, CLK2, a third signal line for providing a third clock signal, XCLK1, and a fourth signal line for providing a fourth clock signal, XCLK2. Each of the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2 is characterized with a frequency and a phase. The frequency of the first clock signal CLK1 is higher than the frequency of the second clock signal CLK2. In one embodiment, the frequency of the first clock signal CLK1 and the frequency of the third clock signal XCLK1 are substantially identical and the phase of the first clock signal CLK1 and the phase of the third clock signal XCLK1 are substantially reversed, and the frequency of the second clock signal CLK2 and the frequency of the fourth clock signal XCLK2 are substantially identical and the phase of the second clock signal CLK2 and the phase of the fourth clock signal XCLK2 are substantially reversed, respectively.
  • Furthermore, the shift register includes a reference line for providing a supply voltage, VSS. Moreover, the shift register includes a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer. The j-th stage Sj comprises a first to fourth inputs, IN1 to IN4, wherein when j is an odd number, the first to fourth inputs IN1 to IN4 are electrically coupled to the first, second, third and fourth signal lines for receiving the first, second, third and fourth clock signals CLK1, CLK2, XCLK1 and XCLK2, respectively and when j is an even number, the first to fourth inputs IN1 to IN4 are electrically coupled to the third, fourth, first and second signal lines for receiving the third, fourth, first and second clock signal XCLK1, XCLK2, CLK1 and CLK2, respectively. The j-th stage Sj further comprises a fifth input IN5 for receiving an input signal, a first output O1 electrically coupled to a corresponding gate for providing a gate driving signal to the gate responsive to the input signal and the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2, where the gate driving signal is shifted from the input signal, and a second output O2 for providing an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively. The plurality of stages {Sj} are electrically coupled in serial with that the fifth input IN5 of the first stage S1 is electrically coupled to the start pulse input line for receiving the start pulse SP and the fifth input IN5 of the i-th stage Si, i=2, 3, . . . N, is electrically coupled to the second output O2 of its immediately prior stage, Si−1, for receiving a corresponding output signal therefrom. The j-th stage Sj further comprises a sixth input IN6 electrically coupled to the reference line for receiving the supply voltage VSS.
  • The j-th stage Sj also comprises (a) an input transistor M1 having a gate electrically coupled to the fifth input IN5, a source electrically coupled to a node 1 and a drain electrically coupled to a node 5, respectively, where the node 1 is electrically coupled to the fifth input IN5, (b) a first discharge transistor M5 having a gate electrically coupled to a node 4, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to the node 5, respectively, (c) a first discharge control circuit comprising transistors M2, M3, M4 and M6, each of the transistors M2, M3, M4 and M6 having a gate, a source and a drain, where both the gate and the drain of the transistor M2 are electrically coupled to the fourth input IN4, and the source of the transistor M2 is electrically coupled to a node 7, respectively, where the gate, the source and the drain of the transistor M3 are electrically coupled to the node 1, the sixth input IN6 and the node 7, respectively, where the gate, the source and the drain of the transistor M4 are electrically coupled to a node 14, the sixth input IN6 and a node 6 that is electrically coupled to both the node 7 and the node 4, respectively, and where the gate, the source and the drain of the transistor M6 are electrically coupled to the second input IN2, the sixth input IN6 and the node 4, respectively, (d) a second discharge control circuit comprising transistors M7, M8, M9 and M11, each of the transistors M7, M8, M9 and M11 having a gate, a source and a drain, where both the gate and the drain of the transistor M7 are electrically coupled to the second input IN2, and the source of the transistor M7 is electrically coupled to a node 9, where the gate, the source and the drain of the transistor M8 are electrically coupled to the node 1, the sixth input IN6 and the node 9, respectively, where the gate, the source and the drain of the transistor M9 are electrically coupled to the node 14, the sixth input IN6 and a node 8 that is electrically coupled to the node 9, respectively, and where the gate, the source and the drain of the transistor M11 are electrically coupled to the forth input IN4, the sixth input IN6 and a node 11 that is electrically coupled to the node 9, respectively, (e) a second discharge transistor M10 having a gate electrically coupled to the node 8, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to a node 10, respectively, where the node 10 is electrically coupled to the node 5, (f) a pull-up transistor M13 having a gate electrically coupled to the node 10, a source electrically coupled to a node 15 and a drain electrically coupled to a node 13, respectively, where the node 15 is electrically coupled to both the node 14 and the first output O1, and the node 13 is electrically coupled to the first input IN1, respectively, (g) a transistor M12 having a gate electrically coupled to the node 10, a source electrically coupled to the second output O2 and a drain electrically coupled to the node 13, respectively, and (h) a transistor M15 having a gate electrically coupled to the third input IN3, a source electrically coupled to the node 15 and a drain electrically coupled to the sixth input IN6, respectively. The j-th stage Sj, j=1, . . . N, may also comprise a seventh input IN7, and a transistor M14 having a gate electrically coupled to the seventh input IN7, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to the node 14, respectively. For the i-th stage Si, i=1, . . . N−1, the seventh input IN7 is adapted for receiving an output signal from its immediately next stage, Si+1. In one embodiment, each of the transistors M1-M15 comprises a field-effect thin film transistor.
  • In one embodiment, the pull-up transistor M13 is controllable by the first clock signal CLK1, and both the first discharge control circuit and the second discharge control circuit are controllable by the second clock signal CLK2.
  • In another aspect, the present invention relates to a shift register for generating a plurality of signals for sequentially driving a plurality of gate lines. In one embodiment, the shift register includes a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer. The j-th stage Sj has a first to sixth inputs IN1 to IN6 and a first and second outputs O1 and O2 and further comprises (a) an input transistor M1 having a gate electrically coupled to the fifth input IN5, a source electrically coupled to a node 1 and a drain electrically coupled to a node 5, respectively, where the node 1 is electrically coupled to the fifth input IN5, (b) a first discharge transistor M5 having a gate electrically coupled to a node 4, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to the node 5, respectively, (c) a first discharge control circuit 210 comprising transistors M2, M3, M4 and M6, each of the transistors M2, M3, M4 and M6 having a gate, a source and a drain, where both the gate and the drain of the transistor M2 are electrically coupled to the fourth input IN4, and the source of the transistor M2 is electrically coupled to a node 7, respectively, where the gate, the source and the drain of the transistor M3 are electrically coupled to the node 1, the sixth input IN6 and the node 7, respectively, where the gate, the source and the drain of the transistor M4 are electrically coupled to a node 14, the sixth input IN6 and a node 6 that is electrically coupled to both the node 7 and the node 4, respectively, and where the gate, the source and the drain of the transistor M6 are electrically coupled to the second input IN2, the sixth input IN6 and the node 4, respectively, (d) a second discharge control circuit 220 comprising transistors M7, M8, M9 and M11, each of the transistors M7, M8, M9 and M11 having a gate, a source and a drain, where both the gate and the drain of the transistor M7 are electrically coupled to the second input IN2, and the source of the transistor M7 is electrically coupled to a node 9, where the gate, the source and the drain of the transistor M8 are electrically coupled to the node 1, the sixth input IN6 and the node 9, respectively, where the gate, the source and the drain of the transistor M9 are electrically coupled to a node 14, the sixth input IN6 and a node 8 that is electrically coupled to the node 9, respectively, and where the gate, the source and the drain of the transistor M11 are electrically coupled to the forth input IN4, the sixth input IN6 and a node 11 that is electrically coupled to the node 9, respectively, (e) a second discharge transistor M10 having a gate electrically coupled to the node 8, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to a node 10, respectively, where the node 10 is electrically coupled to the node 5, (f) a pull-up transistor M13 having a gate electrically coupled to the node 10, a source electrically coupled to a node 15 and a drain electrically coupled to a node 13, respectively, where the node 15 is electrically coupled to both the node 14 and the first output O1, and the node 13 is electrically coupled to the first input IN1, respectively, (g) a transistor M12 having a gate electrically coupled to the node 10, a source electrically coupled to the second output O2 and a drain electrically coupled to the node 13, respectively, and (h) a transistor M15 having a gate electrically coupled to the third input IN3, a source electrically coupled to the node 15 and a drain electrically coupled to the sixth input IN6, respectively. The plurality of stages {Sj} are electrically coupled in serial with that the fifth input IN5 of the first stage S1 is electrically coupled to a start pulse input line for receiving a start pulse signal and the fifth input IN5 of the i-th stage Si, i=2, 3, . . . N, is electrically coupled to the second output O2 of its immediately prior stage, Si−1, for receiving a corresponding output signal therefrom.
  • In one embodiment, each of the first to fourth inputs IN1 to IN4 of the j-th stage Sj are adapted for receiving a corresponding signal of a first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2. Each of the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2 is characterized with a frequency and a phase. The frequency of the first clock signal CLK1 is higher than the frequency of the second clock signal CLK2. In one embodiment, the frequency of the first clock signal CLK1 and the frequency of the third clock signal XCLK1 are substantially identical and the phase of the first clock signal CLK1 and the phase of the third clock signal XCLK1 are substantially reversed, and the frequency of the second clock signal CLK2 and the frequency of the fourth clock signal XCLK2 are substantially identical and the phase of the second clock signal CLK2 and the phase of the fourth clock signal XCLK2 are substantially reversed, respectively. The sixth input IN6 of the j-th stage Sj is adapted for receiving a supply voltage, VSS.
  • The first output O1 of the j-th stage Sj is adapted for providing a gate driving signal to a corresponding gate line responsive to the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2 and an input signal received by the first to fifth inputs IN1 to IN5, respectively, where the gate driving signal is shifted from the input signal received by the fifth input IN5. The second output O2 of the j-th stage Sj is adapted for providing an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively.
  • In one embodiment the pull-up transistor M13 of the j-th stage Sj is controllable by the first clock signal CLK1, and both the first discharge control circuit 210 and the second discharge control circuit 220 of the j-th stage Sj are controllable by the second clock signal CLK2.
  • The j-th stage Sj, j=1, . . . N, may also comprise a seventh input IN7, and a transistor M14 having a gate electrically coupled to the seventh input IN7, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to the node 14, respectively. For the i-th stage Si, i=1, . . . N−1, the seventh input IN7 is adapted for receiving an output signal from its immediately next stage, Si+1.
  • In yet another aspect, the present invention relates to a method for driving a shift register, the shift register having a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer, electrically coupled in serial. In one embodiment, the method includes the steps of providing the first stage S1 a start pulse, SP, providing the plurality of stages {Sj} a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1, providing the plurality of stages {Sj} a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, where the second frequency f2 is different from the first frequency f1, and generating a plurality of signals responsive to the start pulse signal, the first pair of clock signals, CLK1 and XCLK1, and the second pair of clock signals SP, CLK2 and XCLK2, where each of the plurality of signals is sequentially shifted from the start pulse signal SP. In one embodiment, the first frequency f1 is higher than the second frequency f2. For the first pair of clock signals CLK1 and XCLK1, the phase of clock signal CLK1 is substantially reversed from the phase of clock signal XCLK1. For the second pair of clock signals CLK2 and XCLK2, the phase of clock signal CLK2 is substantially reversed from the phase of clock signal XCLK2.
  • In a further aspect, the present invention relates to a shift register. In one embodiment, the shift register has means for providing a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1, and a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, where the second frequency f2 is different from the first frequency f1, and means for generating a plurality of signals responsive to a start pulse signal, the first pair of clock signals CLK1 and XCLK1, and the second pair of clock signals CLK2 and XCLK2, where each of the plurality of signals is sequentially shifted from the start pulse signal. In one embodiment, the first frequency f1 is higher than the frequency of the second frequency f2. For the first pair of clock signals CLK1 and XCLK1, the phase of clock signal CLK1 is substantially reversed from the phase of clock signal XCLK1. For the second pair of clock signals CLK2 and XCLK2, the phase of clock signal CLK2 is substantially reversed from the phase of clock signal XCLK2.
  • In one embodiment, the providing means includes a phase-delayed clock signal generator. The generating means includes a plurality of stages. Each stage has a first to fifth inputs IN1 to IN5, where each of the first to fifth inputs IN1 to IN5 is adapted for receiving one of the first pair of clock signals CLK1 and XCLK1, the second pair of clock signals CLK2 and XCLK2 and an input signal. Furthermore, each stage has a first output O1 for outputting a gate driving signal responsive to the clock signals CLK1, CLK2, XCLK1 and XCLK2 and the input signal, and a second output O2 for outputting an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively. In one embodiment, the plurality of stages are electrically coupled in serial such that the fifth input IN5 of a first stage is electrically coupled to a start pulse input line for receiving a start pulse signal and the fifth input IN5 of each of the rest of the plurality of stage is electrically coupled to the second output O2 of its immediately prior stage for receiving an output signal therefrom.
  • These and other aspects of the present invention will become apparent from the following description of the preferred embodiment taken in conjunction with the following drawings, although variations and modifications therein may be affected without departing from the spirit and scope of the novel concepts of the disclosure.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings illustrate one or more embodiments of the invention and, together with the written description, serve to explain the principles of the invention. Wherever possible, the same reference numbers are used throughout the drawings to refer to the same or like elements of an embodiment, and wherein:
  • FIG. 1 shows a block diagram of a shift register according to one embodiment of the present invention.
  • FIG. 2 shows a circuit diagram of a stage of a shift register according to one embodiment of the present invention.
  • FIG. 3 shows a timing chart of input and output signals of a shift register according to one embodiment of the present invention.
  • FIG. 4 shows simulated waveforms of output signals of a shift register according to one embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention is more particularly described in the following examples that are intended as illustrative only since numerous modifications and variations therein will be apparent to those skilled in the art. Various embodiments of the invention are now described in detail. Referring to the drawings, like numbers indicate like components throughout the views. As used in the description herein and throughout the claims that follow, the meaning of “a”, “an”, and “the” includes plural reference unless the context clearly dictates otherwise. Also, as used in the description herein and throughout the claims that follow, the meaning of “in” includes “in” and “on” unless the context clearly dictates otherwise.
  • The description will be made as to the embodiments of the present invention in conjunction with the accompanying drawings in FIGS. 1-4. In accordance with the purposes of this invention, as embodied and broadly described herein, this invention, in one aspect, relates to a shift register with four phase clocks.
  • Referring in general to FIGS. 1 and 2, and in particular to FIG. 1 first, a shift register 100 is shown according to one embodiment of the present invention. The shift register 100 includes a start pulse input line 115 for providing a start pulse, SP, a first signal line 111 for providing a first clock signal, CLK1, a second signal line 112 for providing a second clock signal, CLK2, a third signal line 113 for providing a third clock signal, XCLK1, and a fourth signal line 114 for providing a fourth clock signal, XCLK2. Furthermore, the shift register 100 includes a reference line 116 for providing a supply voltage, VSS.
  • Each of the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2 is characterized with a frequency and a phase. The frequency of the first clock signal CLK1 and the frequency of the third clock signal XCLK1 are substantially identical and the phase of the first clock signal CLK1 and the phase of the third clock signal XCLK1 are substantially reversed. The frequency of the second clock signal CLK2 and the frequency of the fourth clock signal XCLK2 are substantially identical and the phase of the second clock signal CLK2 and the phase of the fourth clock signal XCLK2 are substantially reversed, respectively. In a preferable embodiment, the frequency of the first clock signal CLK1 is higher than the frequency of the second clock signal CLK2. The voltage VSS is supplied to the ground, and thus can be a ground voltage or a negative voltage.
  • As shown in FIG. 1, the shift register 100 further includes a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer. The j-th stage Sj has a first to seventh inputs, IN1 to IN7. For the first stage S1, the first input IN1 is electrically coupled to the first signal line 111 for receiving the first clock signal CLK1. The second input IN2 is electrically coupled to the second signal line 112 for receiving the second clock signal CLK2. The third input IN3 is electrically coupled to the third signal line 113 for receiving the third clock signal XCLK1. The fourth input IN4 is electrically coupled to the fourth signal line 114 for receiving the fourth clock signal XCLK2. While for the second stage S2, the first input IN1 is electrically coupled to the third signal line 113 for receiving the third clock signal XCLK1. The second input IN2 is electrically coupled to the fourth signal line 114 for receiving the fourth clock signal XCLK2. The third input IN3 is electrically coupled to the first signal line 111 for receiving the first clock signal CLK1. The fourth input IN4 is electrically coupled to the second signal line 112 for receiving the second clock signal CLK2. In general, for the j-th stage Sj, if j is an odd number, the first to fourth inputs IN1 to IN4 are electrically coupled to the first, second, third and fourth signal lines 111, 112, 113 and 114 for receiving the first, second, third and fourth clock signals CLK1, CLK2, XCLK1 and XCLK2, respectively, while if j is an even number, the first to fourth inputs IN1 to IN4 are electrically coupled to the third, fourth, first and second signal lines 113, 114, 111 and 112 for receiving the third, fourth, first and second clock signal XCLK1, XCLK2, CLK1 and CLK2, respectively.
  • For each stage, the fifth input IN5 is adapted for receiving an input signal. And the sixth input IN6 is electrically coupled to the reference line 116 for receiving the supply voltage VSS. The seventh input IN7 is electrically coupled to an output of its immediately next stage for receiving an output signal therefrom.
  • The j-th stage Sj also has a first output O1 and a second output O2. The first output O1 of a stage is electrically coupled to a corresponding gate, Gate 1, Gate 2, . . . or Gate N, for providing a gate driving signal to the gate responsive to the input signal and the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2, where the gate driving signal is shifted from the input signal. The first output O1 is also electrically coupled to the seventh input IN7 of its immediately prior stage for providing a feedback signal. The second output O2 is adapted for providing an output signal. The output signal has a frequency and a phase that are substantially same as those of the gate driving signal, respectively. For example, the first output O1 of the first stage S1 is electrically coupled to a first gate, Gate 1, and the second output O2 of the first stage S1 is adapted for providing an output signal to the next stage, S2, the second stage. In the second stage S2, the first output O1 is electrically coupled not only to a second gate, Gate 2, and but also to the seventh input IN7 of the stage S1 for providing the output signal of the second stage S2 as a feedback signal to the first stage S1, and the second output O2 of the first stage S2 is adapted for providing an output signal to the next stage, S3, the third stage.
  • Referring now to FIG. 2, the j-th stage Sj further has an input transistor M1 having a gate electrically coupled to the fifth input IN5, a source electrically coupled to a node 1 and a drain electrically coupled to a node 5, respectively, where the node 1 is electrically coupled to the fifth input IN5. For the first stage S1 the fifth input IN5 is electrically coupled to the start pulse input line 115 for receiving the start pulse SP, while for each of the rest of the stage, Sj, (j=2, 3, . . . N), the fifth input IN5 is electrically coupled to the second output O2(j−1) of its immediately prior stage, Sj−1 for receiving the output signal therefrom. Furthermore, the j-th stage Sj has a first discharge transistor M5 having a gate electrically coupled to a node 4, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to the node 5, respectively, and a second discharge transistor M10 having a gate electrically coupled to a node 8, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to a node 10, respectively, where the node 10 is electrically coupled to the node 5.
  • Moreover, the j-th stage Sj has a first discharge control circuit 210 comprising transistors M2, M3, M4 and M6. Each of the transistors M2, M3, M4 and M6 has a gate, a source and a drain. As shown in FIG. 2, both the gate and the drain of the transistor M2 are electrically coupled to the fourth input IN4, and the source of the transistor M2 is electrically coupled to a node 7, respectively. The gate, the source and the drain of the transistor M3 are electrically coupled to the node 1, the sixth input IN6 and the node 7, respectively. The gate, the source and the drain of the transistor M4 are electrically coupled to a node 14, the sixth input IN6 and a node 6 that is electrically coupled to both the node 7 and the node 4, respectively. And the gate, the source and the drain of the transistor M6 are electrically coupled to the second input IN2, the sixth input IN6 and the node 4, respectively.
  • Additionally, the j-th stage Sj has a second discharge control circuit 220 comprising transistors M7, M8, M9 and M11. Each of the transistors M7, M8, M9 and M11 has a gate, a source and a drain. As shown in FIG. 2, both the gate and the drain of the transistor M7 are electrically coupled to the second input IN2, and the source of the transistor M7 is electrically coupled to a node 9. The gate, the source and the drain of the transistor M8 are electrically coupled to the node 1, the sixth input IN6 and the node 9, respectively. The gate, the source and the drain of the transistor M9 are electrically coupled to the node 14, the sixth input IN6 and the node 8 that is electrically coupled to the node 9, respectively. And the gate, the source and the drain of the transistor M11 are electrically coupled to the forth input IN4, the sixth input IN6 and a node 11 that is electrically coupled to the node 9, respectively.
  • As shown in FIG. 2, the j-th stage Sj also includes a pull-up transistor M13 having a gate electrically coupled to the node 10, a source electrically coupled to a node 15 and a drain electrically coupled to a node 13, respectively, where the node 15 is electrically coupled to both the node 14 and the first output O1, and the node 13 is electrically coupled to the first input IN1, respectively. The j-th stage Sj further includes a transistor M12 having a gate electrically coupled to the node 10, a source electrically coupled to the second output O2 and a drain electrically coupled to the node 13, respectively, and a transistor M15 having a gate electrically coupled to the third input IN3, a source electrically coupled to the node 15 and a drain electrically coupled to the sixth input IN6, respectively. In a preferable embodiment, the pull-up transistor M13 is controllable by the first clock signal CLK1, and both the first discharge control circuit 210 and the second discharge control circuit 220 are controllable by the second clock signal CLK2.
  • The j-th stage Sj may further include a seventh input IN7, and a transistor M14 having a gate electrically coupled to the seventh input IN7, a source electrically coupled to the sixth input IN6 and a drain electrically coupled to the node 14, respectively. For each of the first to (N−1)-th stages, Sj, (j=1, . . . N−1), the seventh input IN7 is electrically coupled to the second output O1(j+1) of its immediately next stage the (j+1)-th stage Sj+1 for receiving an output signal therefrom.
  • Preferably, at least one of the transistors M1-M15 comprises a field-effect TFT. Other types of TFTs can also be used to practice the current invention.
  • An operation procedure of the shift register will be described with reference to driving waveforms illustrated in FIG. 3.
  • Referring back to FIG. 1, the plurality of stages {Sj} are electrically coupled in serial with that the fifth input IN5 of the first stage S1 is electrically coupled to the start pulse input line 115 for receiving the start pulse SP and the fifth input IN5 of the i-th stage Si, i=2, 3, . . . N, is electrically coupled to the second output O2 of its immediately prior stage, Si−1, for receiving a corresponding output signal therefrom. For example, the fifth input IN5 of the second stage, S2, is electrically coupled to the second output O2 of its immediately prior stage, S1, the first stage, for receiving output signal therefrom.
  • Referring now to FIG. 3, a timing chart of input and output signals of the shift register at the first, second and third stages S1, S2 and S3 is shown according to one embodiment of the present invention. In this chart, Vo(1), Vo(2) and Vo(3) represent an output voltage (signal) from the first, second and third stages S1, S2 and S3, respectively. V5(1), V7(1) and V8(1) are corresponding to a voltage at the nodes 5, 7, and 8 of the first stage S1, respectively. While V5(2) and V5(3) are corresponding to voltages of the node 5 of the second and third stages S2 and S3, respectively. The start pulse is indicated by SP. The first to fourth clock signals are represented by CLK1, CLK2, XCLK1 and XCLK2, respectively. As shown in FIG. 3, the frequency of the first clock signal CLK1 is higher than the frequency of the second clock signal CLK2. The frequency of the first clock signal CLK1 and the frequency of the third clock signal XCLK1 are substantially identical and the phase of the first clock signal CLK1 and the phase of the third clock signal XCLK1 are substantially reversed. The frequency of the second clock signal CLK2 and the frequency of the fourth clock signal XCLK2 are substantially identical and the phase of the second clock signal CLK2 and the phase of the fourth clock signal XCLK2 are substantially reversed, respectively. In one embodiment for example, for a 17″ LCD panel with a frame rate of 75 Hz, the first and third clock signals CLK1 and XCLK1 having a pulse width of 12.5 μs, and the second and the fourth clock signals CLK2 and XCLK2 having a pulse width not less than N times of 13.3 ms can be employed to practice the current invention, where N is the total number of the stages.
  • In operation, the first to fourth clock signals, CLK1, CLK2, XCLK1 and XCLK2, and the start pulse SP are synchronized. The first to fourth clock signals, CLK1, CLK2, XCLK1 and XCLK2 are applied to each stage, while the start pulse SP is applied to the first stage S1 only. As shown in FIG. 1, in a first interval of time, t1, the start pulse signal SP has a high voltage, which is in synchronization with a high voltage of the second and third clock signals CLK2 and XCLK1, and a low voltage of the first and fourth clock signals CLK1 and XCLK2, respectively. In the first stage S1, the first to fifth inputs IN1 to IN5 receive the first to fourth clock signals CLK1, CLK2, XCLK1 and XCLK2 and the start pulse SP, respectively. As a result, the transistors M1, M3 and M8 are turned on by the high voltage of the start pulse signal SP. The high voltage of the start pulse signal SP is then applied to the node 5, thereby pre-charging the node 5 to have the signal V5(1) with a high voltage, while the voltage signal V7(1) at the node 7 and the voltage signal V8(1) at the node 8 are discharged into the ground through the sixth input IN6, so that the voltage signals V7(1) and V8(1) have a low voltage in the first interval of time t1. Meanwhile, the high voltage of the signal V5(1) pre-charged into the node 5 turns on the transistor M10 and M13, thereby applying the low voltage of the first clock signal CLK1 to the first and second outputs O1 and O2, which leads to a low voltage of the output signal Vo((1) in the first interval of time t1. Additionally, the transistors M6 and M7 and the transistor M15 are turned on by the high voltage of the second and third clock CLK2 and XCLK1, respectively. The transistors M2 and M11 are in its turn-off state since the fourth clock signal XCLK2 has a low voltage in the first interval of time t1.
  • In the second stage S2, the low voltage of the output signal Vo(1) of the first stage S1 in the first interval of time t1 is input into the fifth input IN5 of the second stage S2. While the first to fourth inputs IN1 to IN5 receive the third, fourth, first and second clock signals XCLK1, XCLK2, CLK1 and CLK2, respectively. These signals causes the second stage S2 to output an output signal Vo(2) at a low voltage in the first interval of time t1. Accordingly, the third to N-th stages also output a low voltage of output signals.
  • In a second interval of time, t2, the start pulse signal SP is inverted to a low voltage and the first clock signal CLK1 has a high voltage. Accordingly, in the first stage S1, the transistors M1, M3 and M8 are turned off by the low voltage of the start pulse signal SP. However, the transistors M12 and M13 are still turned on by the voltage signal V5(1) at the node 5, thereby passing the high voltage of the first clock signal CLK1 to the first and second outputs O1 and O2, which leads to a high voltage of the output signal Vo(1) in the second interval of time t2. Meanwhile, the voltage signal V5(1) at the node 5 is bootstrapped to a higher voltage level. Additionally, the transistor M6 is turned on by the high voltage of the second clock signal CLK2, which causes the voltage signal V7(1) at the node 7 to be discharged into the ground voltage VSS through the sixth input IN6. The high voltage of the second clock signal CLK2 also turns on the transistor M7 and therefore charges the node 9 into a high voltage. Furthermore, the high voltage of the output signal Vo(1) at the first output O1 turns on the transistor M9. Consequently, the voltage signal V8(1) at the node 8 (or the node 9) is discharged into the ground voltage VSS through the sixth input IN6.
  • In the second stage S2, the high voltage of the output signal Vo(1) of the first stage S1 in the second interval of time t2 is input into the second stage S2 via the fifth input IN5, thereby causing the transistors M1, M3 and M8 to turn on. As a result, the high voltage of the output signal Vo((1) of the first stage S1 in the second interval of time t2 is applied to the node 5 of the second stage S2, thus pre-charging the node 5 of the second stage S2 to have the signal V5(2) with a high voltage. Meanwhile, the high voltage of the signal V5(2) pre-charged into the node 5 turns on the transistor M10 and M13 of the second stage S2, thereby causing the low voltage of the third clock signal XCLK1 to pass through the first and second outputs O1 and O2, which leads to a low voltage of the output signal Vo(2) of the second stage S2 in the second interval of time t2. The low voltage of the output signal Vo(2) in the second interval of time t2 is input to the third stage S3, thereby causing the third stage S3 to output an output signal Vo(3) at a low voltage in the second interval of time t2. And so on, the fourth to N-th stages also output a low voltage of output signals in second interval of time t2.
  • In a third interval of time, t3, the start pulse signal SP is still in a low voltage, while the first clock signal CLK1 and the third clock signal XCLK1 are inverted to a low voltage and high voltage, respectively. Therefore, in the first stage S1, the output signal Vo(1) is still in a low voltage. The transistor M14 is turned on by the high voltage of the output signal Vo(2) of the second stage S2 so that the voltage signal at the node 14 is discharged into the ground voltage VSS through the sixth input IN6, which turns off the transistor M9. Meanwhile, the transistor M7 is still turned on by the high voltage of the second clock signal CLK2, thereby charging the node 9 and the node 8 into a high voltage. Thus, the voltage signal V8(1) at the node 8 has a high voltage in the third interval of time t3. The high voltage of the voltage signal V8(1) turns on the transistor M10, which causes the voltage signal at the node 10, and thus V5(1) at the node 5, to be discharged into the ground voltage VSS through the sixth input IN6. For the node 7, the voltage signal V7(1) is still in the low voltage since the transistor M2 is still turned off by the low voltage of the fourth clock signal XCLK2.
  • In the second stage S2, the first input IN1 receives the high voltage of the third clock signal XCLK1 and the fifth input IN5 receives the output signal Vo(1) of the first stage S1 with a low voltage. Accordingly, the transistors M1, M3 and M8 are turned off by the low voltage of the output signal Vo(1). However, the transistors M12 and M13 are still turned on by the voltage signal V5(2) at the node 5, thereby passing the high voltage of the third clock signal XCLK1 to the first and second outputs O1 and O2, which leads to a high voltage of the output signal Vo(2) in the third interval of time t3. Meanwhile, the voltage signal V5(2) at the node 5 is bootstrapped to a higher voltage level.
  • In the third stage S3, the first input IN1 receives the low voltage of the first clock signal CLK1 and the fifth input IN5 receives the high voltage of the output signal Vo(2) of the second stage S2. As a result, the high voltage of the output signal Vo(2) turns on the transistor M1 and then is applied to the node 5, thereby pre-charging the node 5 to have the signal V5(3) with a high voltage. Meanwhile, the high voltage of the signal V5(3) pre-charged into the node 5 turns on the transistor M10 and M13, thereby applying the low voltage of the first clock signal CLK1 to the first and second outputs O1 and O2, which leads to a low voltage of the output signal Vo(3) in the third interval of time t3. For the rest of the stages, the output signals are in a low voltage.
  • As described above, each stage of the shift register according to one embodiment of the present invention sequentially shifts the start pulse SP by a scanning period. To this end, the N output lines of the shift register are sequentially enabled and furthermore the gate lines, Gate 1, Gate 2, . . . and Gate N, of an LCD panel are sequentially driven.
  • Referring to FIG. 4, a simulation result of the output signal 490 from the ninth stage of the shift register is shown according to one embodiment of the present invention. In the simulation, the first and fourth clock signals CLK1 410 and XCLK2 440 are assumed to have frequencies of 40 KHz and 37.5 Hz, and the start pulse SP 401 has a frequency of 75 Hz and a pulse width of 10 μs. The simulation result clearly shows that the output voltage 490 of the ninth stage is shifted from the start pulse SP by nine times of the pulse width of the start pulse SP.
  • Another aspect of the present invention provides a shift register having means for providing a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1, and a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, and means for generating a plurality of signals responsive to a start pulse signal, the first pair of clock signals CLK1 and XCLK1, and the second pair of clock signals CLK2 and XCLK2, where each of the plurality of signals is sequentially shifted from the start pulse signal. Preferably, the first frequency f1 is higher than the frequency of the second frequency f2. For the first pair of clock signals CLK1 and XCLK1, the phase of clock signal CLK1 is substantially reversed from the phase of clock signal XCLK1. For the second pair of clock signals CLK2 and XCLK2, the phase of clock signal CLK2 is substantially reversed from the phase of clock signal XCLK2.
  • The providing means includes a phase-delayed clock signal generator. The generating means includes a plurality of stages. Each stage has a first to fifth inputs IN1 to IN5 with each adapted for receiving one of the first pair of clock signals CLK1 and XCLK1, the second pair of clock signals CLK2 and XCLK2 and an input signal. Each stage further has a first output O1 for outputting a gate driving signal responsive to the clock signals CLK1, CLK2, XCLK1 and XCLK2 and the input signal, and a second output O2 for outputting an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively. The plurality of stages are electrically coupled in serial such that the fifth input IN5 of a first stage is electrically coupled to a start pulse input line for receiving a start pulse signal and the fifth input IN5 of each of the rest of the plurality of stage is electrically coupled to the second output O2 of its immediately prior stage for receiving an output signal therefrom.
  • Yet anther aspect of the present invention relates to a method for driving a shift register, the shift register having a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer, electrically coupled in serial. In one embodiment, the method includes the steps of providing the first stage S1 a start pulse SP, providing the plurality of stages {Sj} a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1, providing the plurality of stages {Sj} a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, wherein the second frequency f2 is different from the first frequency f1, and generating a plurality of signals responsive to a start pulse signal, the first pair of clock signals, CLK1 and XCLK1, and the second pair of clock signals, CLK2 and XCLK2, wherein each of the plurality of signals is sequentially shifted from the start pulse signal. In one embodiment, the first frequency f1 is higher than the second frequency f2. For the first pair of clock signals CLK1 and XCLK1, the phase of clock signal CLK1 is substantially reversed from the phase of clock signal XCLK1. For the second pair of clock signals CLK2 and XCLK2, the phase of clock signal CLK2 is substantially reversed from the phase of clock signal XCLK2.
  • The foregoing description of the exemplary embodiments of the invention has been presented only for the purposes of illustration and description and is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in light of the above teaching.
  • The embodiments were chosen and described in order to explain the principles of the invention and their practical application so as to enable others skilled in the art to utilize the invention and various embodiments and with various modifications as are suited to the particular use contemplated. Alternative embodiments will become apparent to those skilled in the art to which the present invention pertains without departing from its spirit and scope. Accordingly, the scope of the present invention is defined by the appended claims rather than the foregoing description and the exemplary embodiments described therein.

Claims (33)

1. A shift register, comprising:
a. a start pulse input line for providing a start pulse;
b. a first signal line for providing a first clock signal;
c. a second signal line for providing a second clock signal;
d. a third signal line for providing a third clock signal;
e. a fourth signal line for providing a fourth clock signal; and
f. a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer, wherein the j-th stage Sj comprises:
(i). a first to fourth inputs, wherein when j is an odd number, the first to fourth inputs are electrically coupled to the first, second, third and fourth signal lines for receiving the first, second, third and fourth clock signals, respectively, and when j is an even number, the first to fourth inputs are electrically coupled to the third, fourth, first and second signal lines for receiving the third, fourth, first and second clock signal, respectively;
(ii). a fifth input for receiving an input signal;
(iii). a first output electrically coupled to a corresponding gate for providing a gate driving signal to the gate responsive to the input signal and the first to fourth clock signals, wherein the gate driving signal is shifted from the input signal; and
(iv). a second output for providing an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively, wherein the plurality of stages {Sj} are electrically coupled in serial such that the fifth input of the first stage S1 is electrically coupled to the start pulse input line for receiving the start pulse, and the fifth input of the i-th stage Si, i=2, 3, . . . N, is electrically coupled to the second output of the (i−1)-th stage Si−1, for receiving a corresponding output signal therefrom, wherein each of the first to fourth clock signals is characterized with a frequency and a phase wherein the frequency of the first clock signal and the frequency of the third clock signal are substantially identical and the phase of the first clock signal and the phase of the third clock signal are substantially reversed and wherein the frequency of the second clock signal and the frequency of the fourth clock signal are substantially identical and the phase of the second clock signal and the phase of the fourth clock signal are substantially reversed respectively and wherein the frequency of the first clock signal is higher than the frequency of the second clock signal.
2-3. (canceled)
4. The shift register of claim 1, further comprising a reference line for providing a supply voltage to the j-th stage Sj, j=1, 2, . . . N.
5. The shift register of claim 4, wherein the j-th stage Sj, j=1, 2, . . . N, further comprises a sixth input electrically coupled to the reference line for receiving the supply voltage.
6. The shift register of claim 5, wherein the j-th stage Sj further comprises:
a. an input transistor M1 having a gate electrically coupled to the fifth input, a source electrically coupled to a node 1 and a drain electrically coupled to a node 5, respectively, wherein the node 1 is electrically coupled to the fifth input;
b. a first discharge transistor M5 having a gate electrically coupled to a node 4, a source electrically coupled to the sixth input and a drain electrically coupled to the node 5, respectively;
c. a first discharge control circuit comprising transistors M2, M3, M4 and M6, each of the transistors M2, M3, M4 and M6 having a gate, a source and a drain,
wherein both the gate and the drain of the transistor M2 are electrically coupled to the fourth input, and the source of the transistor M2 is electrically coupled to a node 7, respectively;
wherein the gate, the source and the drain of the transistor M3 are electrically coupled to the node 1, the sixth input and the node 7, respectively;
wherein the gate, the source and the drain of the transistor M4 are electrically coupled to a node 14, the sixth input and a node 6 that is electrically coupled to both the node 7 and the node 4, respectively; and
wherein the gate, the source and the drain of the transistor M6 are electrically coupled to the second input, the sixth input and the node 4, respectively;
d. a second discharge control circuit comprising transistors M7, M8, M9 and M11, each of the transistors M7, M8, M9 and M11 having a gate, a source and a drain,
wherein both the gate and the drain of the transistor M7 are electrically coupled to the second input, and the source of the transistor M7 is electrically coupled to a node 9;
wherein the gate, the source and the drain of the transistor M8 are electrically coupled to the node 1, the sixth input and the node 9, respectively;
wherein the gate, the source and the drain of the transistor M9 are electrically coupled to the node 14, the sixth input and a node 8 that is electrically coupled to the node 9, respectively; and
wherein the gate, the source and the drain of the transistor M11 are electrically coupled to the forth input IN4, the sixth input and a node 11 that is electrically coupled to the node 9, respectively;
e. a second discharge transistor M10 having a gate electrically coupled to the node 8, a source electrically coupled to the sixth input and a drain electrically coupled to a node 10, respectively, wherein the node 10 is electrically coupled to the node 5;
f. a pull-up transistor M13 having a gate electrically coupled to the node 10, a source electrically coupled to a node 15 and a drain electrically coupled to a node 13, respectively, wherein the node 15 is electrically coupled to both the node 14 and the first output, and the node 13 is electrically coupled to the first input, respectively;
g. a transistor M12 having a gate electrically coupled to the node 10, a source electrically coupled to the second output and a drain electrically coupled to the node 13, respectively; and
h. a transistor M15 having a gate electrically coupled to the third input, a source electrically coupled to the node 15 and a drain electrically coupled to the sixth input, respectively.
7. The shift register of claim 6, wherein the j-th stage Sj, j=1, 2, . . . N, further comprises:
a. a seventh input; and
b. a transistor M14 having a gate electrically coupled to the seventh input, a source electrically coupled to the sixth input and a drain electrically coupled to the node 14, respectively.
8. The shift register of claim 7, wherein for the i-th stage Si, i=1, . . . N−1, the seventh input of the stage Si is adapted for receiving an output signal from its immediately next stage Si+1.
9. The shift register of claim 7, wherein at least one of the transistors M1-M15 comprises a field-effect thin film transistor.
10. The shift register of claim 6, wherein the pull-up transistor M13 is controllable by the first clock signal.
11. The shift register of claim 10, wherein both the first discharge control circuit and the second discharge control circuit are controllable by the second clock signal.
12. A shift register for generating a plurality of signals for sequentially driving a plurality of gate lines, comprising a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer, wherein the j-th stage Sj comprises:
a. a first to sixth inputs;
b. a first and second outputs;
c. an input transistor M1 having a gate electrically coupled to the fifth input, a source electrically coupled to a node 1 and a drain electrically coupled to a node 5, respectively, wherein the node 1 is electrically coupled to the fifth input;
d. a first discharge transistor M5 having a gate electrically coupled to a node 4, a source electrically coupled to the sixth input and a drain electrically coupled to the node 5, respectively;
e. a first discharge control circuit comprising transistors M2, M3, M4 and M6, each of the transistors M2, M3, M4 and M6 having a gate, a source and a drain,
wherein both the gate and the drain of the transistor M2 are electrically coupled to the fourth input, and the source of the transistor M2 is electrically coupled to a node 7;
wherein the gate, the source and the drain of the transistor M3 are electrically coupled to the node 1, the sixth input and the node 7, respectively;
wherein the gate, the source and the drain of the transistor M4 are electrically coupled to a node 14, the sixth input and a node 6 that is electrically coupled to both the node 7 and the node 4, respectively; and
wherein the gate, the source and the drain of the transistor M6 are electrically coupled to the second input, the sixth input and the node 4, respectively;
f. a second discharge control circuit comprising transistors M7, M8, M9 and M11, each of the transistors M7, M8, M9 and M11 having a gate, a source and a drain,
wherein both the gate and the drain of the transistor M7 are electrically coupled to the second input, and the source of the transistor M7 is electrically coupled to a node 9;
wherein the gate, the source and the drain of the transistor M8 are electrically coupled to the node 1, the sixth input and the node 9, respectively;
wherein the gate, the source and the drain of the transistor M9 are electrically coupled to the node 14, the sixth input and a node 8 that is electrically coupled to the node 9, respectively; and
wherein the gate, the source and the drain of the transistor M11 are electrically coupled to the forth input, the sixth input IN6 and a node 11 that is electrically coupled to the node 9, respectively;
g. a second discharge transistor M10 having a gate electrically coupled to the node 8, a source electrically coupled to the sixth input and a drain electrically coupled to a node 10, wherein the node 10 is electrically coupled to the node 5;
h. a pull-up transistor M13 having a gate electrically coupled to the node 10, a source electrically coupled to a node 15 and a drain electrically coupled to a node 13, wherein the node 15 is electrically coupled to both the node 14 and the first output, and the node 13 is electrically coupled to the first input;
i. a transistor M12 having a gate electrically coupled to the node 10, a source electrically coupled to the second output and a drain electrically coupled to the node 13; and
j. a transistor M15 having a gate electrically coupled to the third input, a source electrically coupled to the node 15 and a drain electrically coupled to the sixth input,
wherein the plurality of stages {Sj} are electrically coupled in serial with that the fifth input of the first stage S1 is electrically coupled to a start pulse input line for receiving a start pulse signal and the fifth input of the i-th stage Si, i=2, 3, . . . , N, is electrically coupled to the second output of the (i−1)-th stage Si−1, for receiving a corresponding output signal therefrom.
13. The shift register of claim 12, wherein each of the first to fourth inputs of the j-th stage Sj are adapted for receiving a corresponding signal of a first to fourth clock signals.
14. The shift register of claim 13, wherein each of the first to fourth clock signals is characterized with a frequency and a phase, wherein the frequency of the first clock signal and the frequency of the third clock signal are substantially identical and the phase of the first clock signal and the phase of the third clock signal are substantially reversed, and wherein the frequency of the second clock signal and the frequency of the fourth clock signal are substantially identical and the phase of the second clock signal and the phase of the fourth clock signal are substantially reversed, respectively.
15. The shift register of claim 14, wherein the frequency of the first clock signal is higher than the frequency of the second clock signal.
16. The shift register of claim 15, wherein the pull-up transistor M13 of the j-th stage Sj is controllable by the first clock signal.
17. The shift register of claim 16, wherein both the first discharge control circuit and the second discharge control circuit of the j-th stage Sj are controllable by the second clock signal.
18. The shift register of claim 13, wherein the sixth input of the j-th stage Sj is adapted for receiving a supply voltage.
19. The shift register of claim 18, wherein the first output of the j-th stage Sj is adapted for providing a gate driving signal to a corresponding gate line responsive to the first to fourth clock signals and an input signal.
20. The shift register of claim 19, wherein the gate driving signal is shifted from the input signal received by the fifth input.
21. The shift register of claim 20, wherein the second output of the j-th stage Sj is adapted for providing an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively.
22. The shift register of claim 21, wherein the j-th stage Sj, j=1, . . . , N, further comprises:
a. a seventh input; and
b. a transistor M14 having a gate electrically coupled to the seventh input, a source electrically coupled to the sixth input and a drain electrically coupled to the node 14.
23. The shift register of claim 22, wherein for the i-th stage Si, i=1, . . . , N−1, the seventh input of the stage Si is adapted for receiving an output signal from its immediately next stage Si+1.
24. The shift register of claim 22, wherein at least one of the transistors M1-M15 comprises a field-effect thin film transistor.
25. A method for driving a shift register, the shift register having a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer, electrically coupled in serial, comprising the steps of:
a. providing the first stage of the plurality of stages {Sj} a start pulse signal, SP;
b. providing the plurality of stages {Sj} a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1;
c. providing the plurality of stages {Sj} a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, wherein the second frequency f2 is different from the first frequency f1; and
d. generating a plurality of signals responsive to the start pulse signal, the first pair of clock signals, CLK1 and XCLK1, and the second pair of clock signals, CLK2 and XCLK2, wherein each of the plurality of signals is sequentially shifted from the start pulse signal SP.
26. The method of claim 25, wherein the first frequency f1 is higher than the second frequency f2.
27. The method of claim 25, wherein the phase of clock signal CLK1 is substantially reversed from the phase of clock signal XCLK1.
28. The method of claim 25, wherein the phase of clock signal CLK2 is substantially reversed from the phase of clock signal XCLK2.
29. A shift register, comprising:
a. means for providing a first pair of clock signals, CLK1 and XCLK1, with a first frequency, f1, and a second pair of clock signals, CLK2 and XCLK2, with a second frequency, f2, wherein the second frequency f2 is different from the first frequency f1; and
b. means for generating a plurality of signals responsive to a start pulse signal, the first pair of clock signals CLK1 and XCLK1, and the second pair of clock signals CLK2 and XCLK2, wherein each of the plurality of signals is sequentially shifted from the start pulse signal.
30. The shift register of claim 29, wherein the first frequency f1 is higher than the frequency of the second frequency f2.
31. The shift register of claim 29, wherein the phase of clock signal CLK1 is substantially reversed from the phase of clock signal XCLK1.
32. The shift register of claim 29, wherein the phase of clock signal CLK2 is substantially reversed from the phase of clock signal XCLK2.
33. The shift register of claim 29, wherein the providing means comprises a phase-delayed clock signal generator.
34. The shift register of claim 29, wherein the generating means comprises a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer, wherein the j-th stage Sj comprises:
a. a first to fourth inputs, each input adapted for receiving one of the first pair of clock signals CLK1 and XCLK1 and the second pair of clock signals CLK2 and XCLK2;
b. a fifth input for receiving an input signal;
c. a first output for outputting a gate driving signal responsive to the clock signals
CLK1, CLK2, XCLK1 and XCLK2 and the input signal; and
d. a second output for outputting an output signal having a frequency and a phase that are substantially same as those of the gate driving signal, respectively,
wherein the plurality of stages are electrically coupled in serial such that the fifth input of a first stage is electrically coupled to a start pulse input line for receiving a start pulse signal and the fifth input of each of the rest of the plurality of stage is electrically coupled to the second output of its immediately prior stage for receiving an output signal therefrom.
US11/399,803 2006-04-07 2006-04-07 Shift register with four phase clocks Active US7283603B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/399,803 US7283603B1 (en) 2006-04-07 2006-04-07 Shift register with four phase clocks

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US11/399,803 US7283603B1 (en) 2006-04-07 2006-04-07 Shift register with four phase clocks
TW95130221A TWI344628B (en) 2006-04-07 2006-08-17 Shift register and driving method
CNB2006101536172A CN100428327C (en) 2006-04-07 2006-09-12 Shift register and its driving method
JP2007087735A JP4660499B2 (en) 2006-04-07 2007-03-29 Shift register and driving method thereof

Publications (2)

Publication Number Publication Date
US20070237285A1 true US20070237285A1 (en) 2007-10-11
US7283603B1 US7283603B1 (en) 2007-10-16

Family

ID=37738012

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/399,803 Active US7283603B1 (en) 2006-04-07 2006-04-07 Shift register with four phase clocks

Country Status (4)

Country Link
US (1) US7283603B1 (en)
JP (1) JP4660499B2 (en)
CN (1) CN100428327C (en)
TW (1) TWI344628B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080123799A1 (en) * 2006-11-27 2008-05-29 Nec Lcd Technologies, Ltd. Semiconductor circuit, scanning circuit and display device using these circuits
US20090122951A1 (en) * 2007-11-12 2009-05-14 Mitsubishi Electric Corporation Shift register circuit
US20090304139A1 (en) * 2008-06-06 2009-12-10 Au Optronics Corp. Shift register
US20100150302A1 (en) * 2008-12-15 2010-06-17 Au Optronics Corporation Shift register
US20100260312A1 (en) * 2009-04-08 2010-10-14 Tsung-Ting Tsai Shift register of lcd devices
US20110001732A1 (en) * 2008-02-19 2011-01-06 Hideki Morii Shift register circuit, display device, and method for driving shift register circuit
US20110158377A1 (en) * 2009-12-30 2011-06-30 Kuo-Hua Hsu Shift register circuit
US20110216877A1 (en) * 2009-12-30 2011-09-08 Kuo-Hua Hsu Shift register circuit
US20120093276A1 (en) * 2010-10-13 2012-04-19 Au Optronics Corp. Gate-on array shift register
TWI421881B (en) * 2009-08-21 2014-01-01 Au Optronics Corp Shift register
TWI421872B (en) * 2009-03-24 2014-01-01 Au Optronics Corp Shift register capable of reducing coupling effect

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101272337B1 (en) * 2006-09-01 2013-06-07 삼성디스플레이 주식회사 Display device capable of displaying partial picture and driving method of the same
TWI337735B (en) * 2007-05-18 2011-02-21 Au Optronics Corp Liquid crystal display and shift register with individual driving node
CN101567219B (en) * 2008-04-25 2011-07-20 北京京东方光电科技有限公司 Shift register and grid drive circuit for liquid crystal display
TWI398852B (en) * 2008-06-06 2013-06-11 Au Optronics Corp Shift register and shift register unit for diminishing clock coupling effect
CN101369460B (en) * 2008-10-15 2012-08-22 友达光电股份有限公司 Shift buffer
TWI400676B (en) * 2008-10-28 2013-07-01 Hannstar Display Corp Display, and gate pulse generation method and circuit for display
US7872506B2 (en) * 2008-11-04 2011-01-18 Au Optronics Corporation Gate driver and method for making same
RU2473977C1 (en) * 2008-12-10 2013-01-27 Шарп Кабусики Кайся Circuit of excitation for lines of scanning signal, shift register and method to excite shift register
US8068577B2 (en) * 2009-09-23 2011-11-29 Au Optronics Corporation Pull-down control circuit and shift register of using same
JP2011118052A (en) * 2009-12-01 2011-06-16 Sony Corp Display device and driving method
CN102254537B (en) * 2011-08-24 2013-07-03 福建华映显示科技有限公司 Device and method for improving display quality of liquid crystal display device
US10325543B2 (en) 2015-12-15 2019-06-18 a.u. Vista Inc. Multi-mode multi-domain vertical alignment liquid crystal display and method thereof
CN106205538A (en) * 2016-08-31 2016-12-07 深圳市华星光电技术有限公司 A kind of GOA driver element and drive circuit
KR20190009019A (en) * 2017-07-17 2019-01-28 삼성디스플레이 주식회사 Stage Circuit and Scan Driver Using The Same
TWI657430B (en) * 2018-03-20 2019-04-21 友達光電股份有限公司 Voltage providing circuit and control circuit

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6426743B1 (en) * 1999-02-09 2002-07-30 Lg. Philips Lcd Co., Ltd Shift register
US20020180501A1 (en) * 2000-06-01 2002-12-05 Micron Technology, Inc. Digital dual-loop DLL design using coarse and fine loops
US20030210220A1 (en) * 2002-05-10 2003-11-13 Alps Electric Co., Ltd. Shift register apparatus and display apparatus
US6757054B2 (en) * 2001-03-14 2004-06-29 Denso Corporation Time measurement apparatus, distance measurement apparatus, and clock signal generating apparatus usable therein
US6845140B2 (en) * 2002-06-15 2005-01-18 Samsung Electronics Co., Ltd. Method of driving a shift register, a shift register, a liquid crystal display device having the shift register
US20050212746A1 (en) * 2004-03-29 2005-09-29 Alps Electric Co., Ltd. Shift register that suppresses operation failure due to transistor threshold variations, and liquid crystal driving circuit including the shift register
US20050264514A1 (en) * 2004-05-31 2005-12-01 Binn Kim Shift register
US7151278B2 (en) * 2001-05-29 2006-12-19 Semiconductor Energy Laboratory Co., Ltd. Pulse output circuit, shift register, and display device
US20070046347A1 (en) * 2005-08-29 2007-03-01 Hynix Semiconductor, Inc. Delay locked loop

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5434899A (en) * 1994-08-12 1995-07-18 Thomson Consumer Electronics, S.A. Phase clocked shift register with cross connecting between stages
JP2002133890A (en) * 2000-10-24 2002-05-10 Alps Electric Co Ltd Shift register
KR101103373B1 (en) * 2004-06-14 2012-01-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Shift register and semiconductor display device

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6426743B1 (en) * 1999-02-09 2002-07-30 Lg. Philips Lcd Co., Ltd Shift register
US20020180501A1 (en) * 2000-06-01 2002-12-05 Micron Technology, Inc. Digital dual-loop DLL design using coarse and fine loops
US6757054B2 (en) * 2001-03-14 2004-06-29 Denso Corporation Time measurement apparatus, distance measurement apparatus, and clock signal generating apparatus usable therein
US7151278B2 (en) * 2001-05-29 2006-12-19 Semiconductor Energy Laboratory Co., Ltd. Pulse output circuit, shift register, and display device
US20030210220A1 (en) * 2002-05-10 2003-11-13 Alps Electric Co., Ltd. Shift register apparatus and display apparatus
US6845140B2 (en) * 2002-06-15 2005-01-18 Samsung Electronics Co., Ltd. Method of driving a shift register, a shift register, a liquid crystal display device having the shift register
US20050212746A1 (en) * 2004-03-29 2005-09-29 Alps Electric Co., Ltd. Shift register that suppresses operation failure due to transistor threshold variations, and liquid crystal driving circuit including the shift register
US20050264514A1 (en) * 2004-05-31 2005-12-01 Binn Kim Shift register
US20070046347A1 (en) * 2005-08-29 2007-03-01 Hynix Semiconductor, Inc. Delay locked loop

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080123799A1 (en) * 2006-11-27 2008-05-29 Nec Lcd Technologies, Ltd. Semiconductor circuit, scanning circuit and display device using these circuits
US8179357B2 (en) * 2006-11-27 2012-05-15 Nlt Technologies, Ltd. Semiconductor circuit, scanning circuit and display device using these circuits
US20120127068A1 (en) * 2006-11-27 2012-05-24 Nec Lcd Technologies, Ltd. Semiconductor circuit, scanning circuit and display device using these circuits
US20090122951A1 (en) * 2007-11-12 2009-05-14 Mitsubishi Electric Corporation Shift register circuit
US7831010B2 (en) * 2007-11-12 2010-11-09 Mitsubishi Electric Corporation Shift register circuit
US20110001732A1 (en) * 2008-02-19 2011-01-06 Hideki Morii Shift register circuit, display device, and method for driving shift register circuit
US20090304139A1 (en) * 2008-06-06 2009-12-10 Au Optronics Corp. Shift register
US7949086B2 (en) * 2008-06-06 2011-05-24 Au Optronics Corp. Shift register
US7817771B2 (en) * 2008-12-15 2010-10-19 Au Optronics Corporation Shift register
US20100150302A1 (en) * 2008-12-15 2010-06-17 Au Optronics Corporation Shift register
TWI421872B (en) * 2009-03-24 2014-01-01 Au Optronics Corp Shift register capable of reducing coupling effect
US8340240B2 (en) 2009-04-08 2012-12-25 Au Optronics Corp. Shift register of LCD devices
US8483350B2 (en) 2009-04-08 2013-07-09 Au Optronics Corp. Shift register of LCD devices
US8229058B2 (en) * 2009-04-08 2012-07-24 Au Optronics Corp. Shift register of LCD devices
US20100260312A1 (en) * 2009-04-08 2010-10-14 Tsung-Ting Tsai Shift register of lcd devices
TWI400686B (en) * 2009-04-08 2013-07-01 Au Optronics Corp Shift register of lcd devices
TWI421881B (en) * 2009-08-21 2014-01-01 Au Optronics Corp Shift register
TWI425771B (en) * 2009-12-30 2014-02-01 Au Optronics Corp Shift register circuit
US8331524B2 (en) 2009-12-30 2012-12-11 Au Optronics Corp. Shift register circuit
US8098792B2 (en) * 2009-12-30 2012-01-17 Au Optronics Corp. Shift register circuit
US20110216877A1 (en) * 2009-12-30 2011-09-08 Kuo-Hua Hsu Shift register circuit
US20110158377A1 (en) * 2009-12-30 2011-06-30 Kuo-Hua Hsu Shift register circuit
US8503601B2 (en) * 2010-10-13 2013-08-06 Au Optronics Corp. Gate-on array shift register
US20120093276A1 (en) * 2010-10-13 2012-04-19 Au Optronics Corp. Gate-on array shift register

Also Published As

Publication number Publication date
CN1917031A (en) 2007-02-21
US7283603B1 (en) 2007-10-16
JP4660499B2 (en) 2011-03-30
CN100428327C (en) 2008-10-22
TWI344628B (en) 2011-07-01
JP2007282213A (en) 2007-10-25
TW200739490A (en) 2007-10-16

Similar Documents

Publication Publication Date Title
US10115366B2 (en) Liquid crystal display device for improving the characteristics of gate drive voltage
US9293093B2 (en) Gate driver in which each stage thereof drives multiple gate lines and display apparatus having the same
US8537095B2 (en) Display apparatus and method of driving the same
EP2743929B1 (en) Shift register unit, gate driver, and display device
US9501989B2 (en) Gate driver for narrow bezel LCD
JP5461612B2 (en) Shift register, scan driving circuit having the same, and display device
US8502764B2 (en) Gate driving method and circuit for liquid crystal display
JP5372268B2 (en) Scanning signal line driving circuit, display device including the same, and scanning signal line driving method
US8587508B2 (en) Scanning signal line drive circuit, shift register, and drive method of driving shift register
KR100796298B1 (en) Liquid crystal display
TWI292137B (en) Gate driving apparatus and method for liquid crystal display
US7839374B2 (en) Liquid crystal display device and method of driving the same
US8044908B2 (en) Liquid crystal display device and method of driving the same
JP4854929B2 (en) Shift register and display device having the same
KR101324410B1 (en) Shift register and display device using the same
US8654055B2 (en) Gate driving circuit and display device having the gate driving circuit
US8259895B2 (en) Bidirectional shifter register and method of driving same
US8810498B2 (en) Gate driving circuit and display apparatus having the same
US8344989B2 (en) Shift register
JP4913990B2 (en) Transistor driving method, shift register driving method, and shift register for implementing the same
US9203395B2 (en) Gate driver and a display device including the same
CN100578580C (en) Shift register, gate driving circuit and display panel having the same, and method thereof
US8723844B2 (en) Display panel
US7106291B2 (en) Liquid crystal display and driving method thereof
KR101032945B1 (en) Shift register and display device including shift register

Legal Events

Date Code Title Description
AS Assignment

Owner name: AU OPTRONICS CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIEN, CHIH YUAN;LAI, MING SHENG;REEL/FRAME:017771/0660

Effective date: 20060406

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: AU OPTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AU OPTRONICS CORP.;REEL/FRAME:022878/0198

Effective date: 20090625

Owner name: AU OPTRONICS CORPORATION AMERICA, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AU OPTRONICS CORP.;REEL/FRAME:022878/0198

Effective date: 20090625

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: AU OPTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AU OPTRONICS CORPORATION AMERICA;AU OPTRONICS CORP.;SIGNING DATES FROM 20120828 TO 20120904;REEL/FRAME:028906/0552

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12