US20070164780A1 - Apparatus for controlling on-die termination - Google Patents

Apparatus for controlling on-die termination Download PDF

Info

Publication number
US20070164780A1
US20070164780A1 US11/637,083 US63708306A US2007164780A1 US 20070164780 A1 US20070164780 A1 US 20070164780A1 US 63708306 A US63708306 A US 63708306A US 2007164780 A1 US2007164780 A1 US 2007164780A1
Authority
US
United States
Prior art keywords
pulse signal
output
voltage
die termination
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/637,083
Other versions
US7288959B1 (en
Inventor
Dong Uk Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to KR10-2006-0004366 priority Critical
Priority to KR1020060004366A priority patent/KR100681879B1/en
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, DONG-UK
Publication of US20070164780A1 publication Critical patent/US20070164780A1/en
Application granted granted Critical
Publication of US7288959B1 publication Critical patent/US7288959B1/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0005Modifications of input or output impedance
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0298Arrangement for terminating transmission lines

Abstract

An on-die termination control unit turns on/off a corresponding transistor according to a code signal and adjusts an on-die termination resistance so it is equal to an external resistance. An offset compensating unit detects an offset voltage from an output voltage of the on-die termination control unit, stores the detected offset voltage in a capacitor, compares the capacitor voltage canceled the offset voltage with a preset reference voltage, and outputs the comparison result. A latch stores the output of the offset compensating unit for a predetermined time. A counter counts the output of the latch and increases or decreases the code signal.

Description

    BACKGROUND OF THE INVENTION
  • 1. Technical Field
  • The present invention relates to an apparatus for controlling on-die termination, and more particularly, to an apparatus for controlling on-die termination that is capable of improving calibration accuracy.
  • 2. Related Art
  • In a high speed semiconductor apparatus, the swing widths of signals that interface with the semiconductor apparatus have decreased such that a delay time necessary for signal transmission has been minimized. However, when the swing width of a signal is reduced, the influence of external noise on the signal, and reflection of the signal is high due to the mismatching of impedances at an interface terminal. The mismatching of impedance occurs due to the external noise, variations in a power supply voltage, variations in the operation temperature, variations in the manufacturing processes, and the like.
  • When mismatching of impedance occurs, it is difficult for data to be transmitted at high speed, and data output from a data output terminal of a semiconductor device may be distorted. That is, when resistance is not appropriately matched, a transmitted signal is reflected, and it is likely for an error to occur during signal transmission.
  • Further, when an external fixed resistance is used in the semiconductor apparatus, the external impedance cannot be appropriately matched with the internal impedance because of aging of an integrated circuit, temperature variations in the integrated circuit, or differences in manufacturing processes. Thus, when a semiconductor apparatus receives a distorted signal through an input terminal, it may cause a problem such as a set-up/hold failure or an input level determination error.
  • In order to make an internal resistance (i.e., impedance) equal to an external reference resistance, a technique has been suggested in which the resistance of a termination terminal is adjusted by adjusting the number of turned-on transistors among a plurality of transistors that are connected in parallel to one another.
  • Meanwhile, in a high speed semiconductor apparatus, an impedance matching circuit, called an on-chip termination or on-die termination is provided near a pad in an IC chip. In particular, various new concepts have been added in order to control the data transmitting speed in a DDR (Double Data Rate) memory apparatus. In all of them, resistance at the termination is necessary to achieve smooth signal transmission between elements.
  • FIG. 1 is a circuit diagram illustrating a structure of an apparatus for controlling on-die termination according to the related art.
  • The apparatus for controlling on-die termination (ODT) includes an on-die termination control unit 10, an external resistor R5, a comparator 20, a latch 30, and a counter 40.
  • In this case, the on-die termination control unit 10 includes a plurality of PMOS transistors P0 to P4, and a plurality of resistors R0 to R4 that are respectively connected to the plurality of PMOS transistors P0 to P4. The plurality of PMOS transistors P0 to P4 are supplied with a code signal <0:4> through respective gate terminals. The external resistor R5 is connected between the on-die termination control unit 10 and a ground voltage terminal, and is generally called a ZQ resistor in memory superior to DDR2.
  • The comparator 20 is supplied with the signal of a node A through a positive terminal + (namely the output signal of the on-die termination control unit 10), and is supplied with a reference voltage Vref having a value of VDD/2 through a negative terminal −.
  • The latch 30 latches the output of the comparator 20.
  • The counter 40 counts the output of the latch 30, and outputs a code signal code<0:4> using the counted latch signal.
  • The operation of the apparatus for controlling on-die termination according to the related art with the above-described structure will be described below.
  • First, the comparator 20 compares the output of the on-die termination control unit 10 and the reference voltage Vref, and outputs a high level signal or a low level signal.
  • For example, if the resistance of the on-die termination control unit 10 is smaller than the resistance of the external resistor R5, the voltage at the node A becomes larger than the reference voltage Vref, and node B, which is an output terminal of the latch 30, becomes a high level. Further, if the node B becomes a high level, a least significant bit (LSB) code in a five-bit code signal code<0:4> of the counter 40 increases by ‘1’. As such, if the code is increased by 1, a corresponding transistor among the plurality of PMOS transistors P0 to P4 of the on-die termination control unit 10 is turned off, and an on-die termination resistance increases.
  • Conversely, if the resistance of the on-die termination control unit 10 is larger than the resistance of the external resistor R5, the voltage at the node A becomes smaller than the reference voltage Vref, and the node B, which is the output terminal of the latch 30, becomes a low level. Further, if the node B becomes a low level, the least significant bit (LSB) code in the five-bit code signal code<0:4> of the counter 40 is decreased by ‘1’. As such, if the code decreases by 1, the corresponding transistor among the plurality of PMOS transistors P0 to P4 of the on-die termination control unit 10 is turned on, and the on-die termination resistance decreases.
  • As the on-die termination resistance decreases or increases, the resistance of the external resistor R5 becomes equal to the resistance of the on-die termination.
  • However, in the apparatus for controlling on-die termination according to the related art, an offset voltage Vos exists at a positive terminal + of the comparator 20. As a result, a voltage that corresponds to “the voltage of the node A+the offset voltage Vos” is supplied to the comparator 20. Therefore, the comparator 20 compares the voltage at the node A plus the offset voltage Vos and the reference voltage Vref, and sets a different on-die termination resistance than the actual resistance of the external resistor R5.
  • In this case, it is not possible to implement accurate on-die termination according to the external resistance, and thus the accuracy of on-die termination calibration is not reliable. Further, the on-die termination and current characteristics of a driver cannot be improved. As a result, it is not possible to implement a high speed memory that requires a high frequency operation.
  • SUMMARY OF THE INVENTION
  • An embodiment of the present invention provides an apparatus for controlling on-die termination that is capable of improving calibration accuracy.
  • Another embodiment of the present invention provides an apparatus for controlling on-die termination that is capable of preventing erroneous operation due to an offset voltage.
  • Still another embodiment of the present invention provides an apparatus for controlling on-die termination that is capable of correcting an NMOS driving unit using a code signal generated in the apparatus for controlling on-die termination and creating an accurate value of a driver.
  • A first embodiment of the present invention provides an apparatus for controlling on-die termination, which includes an on-die termination control unit that turns on/off a corresponding transistor according to a code signal and adjusts the on-die termination resistance so it is equal to an external resistance; an offset compensating unit that detects an offset voltage from the output voltage of the on-die termination control unit, stores the detected offset voltage in a capacitor, compares the capacitor voltage canceled offset voltage with a preset reference voltage, and outputs the comparison result; a latch that stores the output of the offset compensating unit for a predetermined time; and a counter that counts the output of the latch and increases or decreases the code signal.
  • Preferably, the on-die termination control unit may include a plurality of PMOS transistors that are supplied with a power supply voltage through their respective source terminals and are supplied with the code signal through their respective gate terminals, and a plurality of resistors that are respectively connected to the drain terminals of the plurality of PMOS transistors.
  • Preferably, the offset compensating unit may form a negative feedback loop and store the offset voltage in the capacitor, when a first pulse signal is activated. When a second pulse signal is activated, the offset voltage stored in the capacitor is canceled and the capacitor voltage canceled offset voltage is compared with the reference voltage.
  • Preferably, the first pulse signal may precharge the offset compensating unit, and the second pulse signal is activated during an interval when the first pulse signal is not activated.
  • Preferably, the offset compensating unit may include a comparator that compares, when the second pulse signal is not activated, the output signal of the on-die termination control unit with the reference voltage; the capacitor that is connected between the on-die termination control unit and the comparator; and a switching unit that stores the offset voltage in the capacitor and outputs a sum of the reference voltage and the offset voltage to the comparator when the first pulse signal is activated, and outputs the reference voltage and the output of the on-die termination control unit, having canceled the offset voltage, to the comparator when the second pulse signal is activated.
  • Preferably, the comparator may have a unity gain and output the sum of the reference voltage and the offset voltage when the first pulse signal is activated.
  • Preferably, the switching unit may include a first transmission gate that is switched according to the second pulse signal and an inverted signal of the second pulse signal, and outputs the reference voltage to a first node; a second transmission gate that is switched according to the second pulse signal and the inverted signal of the second pulse signal, and outputs the output of the on-die termination control unit to a second node; a third transmission gate that is switched according to the first pulse signal and an inverted signal of the first pulse signal, and selectively connects the first node and the second node; a fourth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls the connection between an output terminal of the capacitor and a reference voltage applying terminal; and a fifth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls the connection between an output terminal of the comparator and a negative terminal of the comparator.
  • Preferably, the latch and the counter may be activated or not activated according to a third pulse signal.
  • Preferably, the third pulse signal may be activated during an interval of when the second pulse signal is activated.
  • A second embodiment of the present invention provides an apparatus for controlling on-die termination, which includes an on-die termination control unit that selectively turns on/off a corresponding transistor among a first transistor group according to a first code signal and adjusts an on-die termination resistance; an offset compensating unit that detects an offset voltage from an output voltage of the on-die termination control unit, stores the detected offset voltage in a capacitor, destroys the stored offset voltage in the capacitor, compares the capacitor voltage canceled stored offset voltage with a preset reference voltage, and outputs the comparison result; a latch that stores the output of the offset compensating unit for a predetermined time; a counter that counts the output of the latch, increases or decreases the first code signal, and outputs a second code signal; and a driving control unit that selectively turns on/off a corresponding transistor among a second transistor group according to the second code signal and adjusts an output resistance.
  • Preferably, the driving control unit may include a plurality of second resistors that are connected to the on-die termination control unit, and a plurality of NMOS transistors that are connected in common to a ground voltage terminal through their source terminals, are supplied with the second code signal through their respective gate terminals, and are respectively connected to the plurality of second resistors through their respective drain terminals.
  • A third embodiment of the present invention provides an apparatus for controlling on-die termination, which includes an on-die termination control unit that turns on/off a corresponding transistor according to a code signal and adjusts an on-die termination resistance so it is equal to an external resistance; an external resistor that is connected to the on-die termination control unit, an offset voltage destroying unit that is connected to an output node of the on-die termination control unit; a comparator that receives a reference voltage at one input terminal and where the other input terminal is connected to the offset voltage destroying unit, and that compares voltage input to the respective input terminals; and a counter that increases or decreases the code signal using an output signal of the comparator.
  • Preferably, the apparatus further includes a latch that latches the output signal of the comparator, and transmits the latched output signal to the counter.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a circuit diagram of an apparatus for controlling on-die termination according to the related art;
  • FIG. 2 is a circuit diagram of an apparatus for controlling on-die termination according to an embodiment of the present invention;
  • FIG. 3 is a waveform diagram of each pulse for the offset compensating unit of FIG. 2;
  • FIGS. 4 and 5 are circuit diagrams of part of the offset compensating unit of FIG. 2; and
  • FIG. 6 is a circuit diagram of an apparatus for controlling on-die termination according to another embodiment of the present invention.
  • DESCRIPTION OF EXEMPLARY EMBODIMENTS
  • Embodiments of the present invention will now be described in detail with reference to the accompanying drawings. The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art. In the drawings, the thicknesses of layers and regions are exaggerated for clarity.
  • Referring to FIG. 2, an apparatus for controlling on-die termination (ODT) according to an embodiment of the present invention includes an on-die termination control unit 100, an external resistor R11, an offset compensating unit 200, a latch 300, and a counter 400.
  • The on-die termination control unit 100 includes a plurality of PMOS transistors P5 to P9, and a plurality of resistors R6 to R10. The source terminal of each of the plurality of PMOS transistors P5 to P9 is connected in common to a power supply voltage terminal, and the gate terminal of each of the plurality of PMOS transistors P5 to P9 receives a code signal <0:4>, respectively. In addition, the plurality of resistors R6 to R10 are respectively connected to drain terminals of the plurality of PMOS transistors P5 to P9. Further, an external resistor R11 is connected between the on-die termination control unit 100 and a ground voltage terminal. The transistors P5 to P9 configuring the on-die termination control unit 100 are selectively turned on according to the code signal <0:4>, thereby adjusting an on-die termination resistance so it is equal to an external resistance.
  • The external resistor R11 is connected to the on-die termination control unit 100.
  • The offset compensating unit 200 includes a plurality of transmission gates T1 to T5, a capacitor CC, and a comparator 210. In this embodiment, the comparator 210 is included in the offset compensating unit 200, because an output voltage of the comparator 210 is used for an offset compensating operation as pulse signals are activated. However, considering the technical scope of the present invention various modifications can be made, for example, to the structure of the offset compensating unit 200 shown in FIG. 2. For example, as shown in FIG. 7, a circuit structure may be used in which the offset compensating unit is provided only in an output terminal of the comparator 210 without using the transmission gate T5.
  • The transmission gate T1 that forms part of the offset compensating unit 200 selectively outputs a reference voltage Vref that has a value of VDD/2 on the basis of pulse signals pulsei and pulseib. The transmission gates T2 and T1 are turned on/off at the same time, and the transmission gate T2 selectively outputs a signal of a node C according to the states of the pulse signals pulsei and pulseib. The pulse signal pulseib has a phase that is opposite to that of the pulse signal pulsei. The transmission gate T3 selectively connects a node D and a node E on the basis of pulse signals pulsep and pulsepb. In this case, the transmission gate T3 is provided to perform a negative feedback loop for offset compensation. The capacitor CC for offset compensation is connected between node E and node F. Further, the transmission gate T4 selectively outputs the reference voltage Vref to the node F according to the states of the pulse signals pulsep and pulsepb. In this case, the transmission gate T4 applies the reference voltage Vref to the negative feedback loop. The transmission gate T5 selectively outputs the output signal of the comparator 210 to node D (or node F) according to the states of the pulse signals pulsep and pulsepb. The pulse signal pulsepb has a phase that is opposite to that of the pulse signal pulsep. The comparator 210 receives the output signal of the node G through a positive terminal +, and the output of the node D through a negative terminal −. In this case, the comparator 210 is composed of a general differential amplifier.
  • The offset compensating unit 200 having the above-described structure detects an offset voltage from the output voltage of the on-die termination control unit 100, stores the detected offset voltage in the capacitor CC, and compares the stored offset voltage and a preset reference voltage Vref. The offset compensating unit 200 uses a transmission gate as a switch for performing an on/off function, and uses the pulse signal and inverted pulse signal pulsep and pulsepb as signals for controlling the transmission gate to minimize noise due to coupling of the capacitor at the time of signal transmission. In considering space requirements, the offset compensating unit 200 may use an NMOS transistor as the switch, but it is not preferable since the NMOS transistor has a large amount of coupling noise for a signal occurs. Therefore, it is preferable that the transmission gate be used as the switch.
  • The latch 300 stores the output signal of the offset compensating unit 200 for a predetermined time. The latch 300 latches the output signal of the comparator 210 according to a pulse signal pulsec. The counter 400 counts the output signal of the latch 300 and outputs the code signal code<0:4> generated by the output signal of the latch 300.
  • The operation of the apparatus for controlling on-die termination having the above-described structure will be described with reference to FIGS. 3 to 5.
  • First, in order to drive the offset compensating unit 200, the latch 300, and the counter 400 in the apparatus for controlling on-die termination, three pulses are necessary, and waveform characteristics of the three pulses are as shown in FIG. 3.
  • Referring to FIG. 3, the pulse signal pulsep is a pulse that precharges the offset compensating unit 200.
  • First, as shown in FIG. 4, when the pulse signal pulsep becomes active and the pulse signal pulsei does not become active, the input of the comparator 210 is intercepted, and the comparator 210 operates as a negative feedback loop having a unity gain. That is, when the pulse signal pulsep becomes active and the pulse signal pulsei does not become active, the transmission gates T1 and T2 are turned off, and the transmission gates T3 to T5 are turned on. Therefore, a voltage corresponding to “a reference voltage Vref+an offset voltage Vos” is supplied to a positive terminal + of the comparator 210. The comparator 210 has a unity gain and the output of the comparator 210 becomes a voltage corresponding to “a reference voltage Vref+an offset voltage Vos” that is the same as the voltage at the positive terminal +. Therefore, ‘a negative offset voltage’ that corresponds to a difference between the reference voltage Vref and “the reference voltage Vref+the offset voltage Vos”, that is, ‘−Vos’ is stored in the capacitor CC.
  • Meanwhile, the pulse signal pulsei (see FIG. 3) is a control signal that is activated during an interval when the pulse signal pulsep is not activated. Therefore, when the pulse signal pulsep becomes a low level, the pulse signal pulsei becomes a high level, and a comparison is performed by the comparator 210.
  • That is, when the pulse signal pulsep becomes a low level and the pulse signal pulsei becomes a high level, the transmission gates T1 and T2 are turned on, and the transmission gates T3 to T5 are turned off. As a result, as shown in the circuit of FIG. 5, the reference voltage Vref is supplied to the negative (−) input terminal of the comparator 210, and the capacitor CC is connected to the node C and the positive (+) input terminal of the comparator 210. Therefore, the negative offset voltage corresponding to ‘a previously stored value’, that is, ‘−Vos’ is supplied to the capacitor CC. Since the offset voltage Vos exists between the capacitor CC and the comparator 210, the offset voltage Vos and the negative offset voltage −Vos cancel each other out. That is, since the offset voltage Vos is canceled out by the negative offset voltage −Vos stored in the capacitor CC, a voltage at the node C is compared with the reference voltage Vref. Therefore, at the time of the comparison operation by the comparator 210, an intrinsic on-die termination value obtained by removing the offset voltage can be compared with the external resistance.
  • Further, the pulse signal pulsec is a signal that is activated during an interval when the pulse signal pulsei is activated. Therefore, when the pulse signal pulsec is activated, the compared result is latched by the latch 300, and the value of a code signal <0:4> corresponding to the output signal of the counter 400 varies. That is, the comparator 210 compares the output signal of the on-die termination control unit 100 and the reference voltage Vref and outputs a high level signal or a low level signal.
  • For example, when a resistance of the on-die termination control unit 100 is smaller than the resistance of the external resistor R11, a voltage at the node C becomes larger than the reference voltage Vref, and a voltage at the node H becomes a high level. When a voltage at the node H becomes a high level, a least significant bit (LSB) code of a five-bit code signal code<0:4> of the counter 400 increases by 1. Therefore, among the PMOS transistors P5 to P9 of the on-die termination control unit 100, a PMOS transistor receiving the increased code value is turned off, and the on-die termination resistance increases.
  • In contrast, when the resistance of the on-die termination control unit 100 is larger than a resistance of the external resistor R11, a voltage at the node C becomes smaller than the reference voltage Vref, and a voltage at the node H becomes a low level. When a voltage at the node H becomes a low level, a least significant bit (LSB) code of a five-bit code signal code<0:4> of the counter 400 decreases by 1. Therefore, among the PMOS transistors P5 to P9 of the on-die termination control unit 100, a PMOS transistor receiving the decreased code value is turned on, and the on-die termination resistance decreases.
  • In this way, the on-die termination resistance decreases or increases, and the resistance of the external resistor R11 becomes equal to the on-die termination resistance. Since calibration is performed until the resistance of the external resistor R11 becomes equal to the on-die termination resistance, reliability can be improved. Improved reliability is achieved by removing the offset voltage, as described above.
  • FIG. 6 is a circuit diagram illustrating a structure of an apparatus for controlling on-die termination according to another embodiment of the invention.
  • Referring to FIG. 6, an apparatus for controlling on-die termination includes a control unit 100, an offset compensating unit 200, a latch 300, a counter 400, and a driving control unit 500. That is, this embodiment is different from the above-described embodiment in that a plurality of NMOS drivers N1 to N5 are provided, instead of the external resistor R11.
  • As in the above-described embodiment, the on-die termination control unit 100 according to this embodiment turns on/off a corresponding transistor among a first transistor group according to a first code signal <0:4>, and adjusts the on-die termination resistance.
  • The offset compensating unit 200 detects an offset voltage Vos from the output voltage of the on-die termination control unit 100, stores the detected offset voltage in the capacitor CC, and compares the capacitor voltage having canceled out the offset voltage and a preset reference voltage Vref.
  • The latch 300 stores the output of the offset compensating unit 200 for a predetermined time.
  • The counter 400 counts the output of the latch 300, and increases or decreases the first code signal code<0:4> to generate and output a second code signal ncode<0:4>.
  • The driving control unit 500 includes a plurality of NMOS drivers. Also, the driving control unit 500 includes a plurality of resistors R12 to R16, and a plurality of NMOS transistors N1 to N5. The plurality of resistors R12 to R16 are connected to the on-die termination control unit 100, and the drain terminals of the plurality of NMOS transistors N1 to N5 are respectively connected to the plurality of resistors R12 to R16. The source terminals of the plurality of NMOS transistors N1 to N5 are connected in common to a ground voltage terminal. The plurality of NMOS transistors N1 to N5 receive the second code signal ncode<0:4> through the respective their gate terminals. As a result, a corresponding transistor among a second transistor group N1 to N5 is selectively turned on/off according to the code signal ncode<0:4> so as to adjust the output resistance.
  • In the embodiment of FIG. 6 having the above-described structure, the second code signal ncode<0:4> for calibrating an NMOS driving unit is generated by using the code signal code<0:4>. In the embodiment shown in FIG. 6, since an on-die termination calibration operation through offset compensation is the same as that of FIG. 2, a detailed operation description thereof is omitted.
  • According to the embodiment of FIG. 6, the generated code signal ncode<0:4> is increased or decreased after controlling the on-die termination resistance. This code signal ncode<o:4> is input to the driving control unit 500. A NMOS transistor receiving the increased code signal ncode<0:4> among the NMOS transistors N1 to N5 is turned on or a NMOS transistor receiving the decrease code signal ncode<0:4> among the NMOS transistor N1 to N5 is turned off. Thus a resistance for correction of the NMOS driving unit is adjusted.
  • As described above, according to embodiments of the present invention, the following effects can be obtained. First, the offset voltage input to the comparator at the time of adjusting the ODT (On-Die Termination) is compensated for through the capacitor. Therefore, the external resistance can be made to be equal to the on-die termination value, thereby improving the current characteristic.
  • Second, the calibration accuracy of the on-die termination can be improved by removing the offset voltage input to the comparator at the time of adjusting the on-die termination. Therefore, it is possible to implement a next generation memory in which a high-speed output operation is required.
  • Third, the NMOS driving unit is corrected by using a code signal generated in an on-die termination circuit so as to generate an accurate driver value, thereby improving the operation frequency.
  • It will be apparent to those skilled in the art that various modifications and changes may be made without departing from the scope and spirit of the present invention. Therefore, it should be understood that the above embodiments are not limiting, but illustrative in all aspects. The scope of the invention is defined by the appended claims rather than by the description preceding them, and therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalents of such metes and bounds are therefore intended to be embraced by the claims.

Claims (29)

1. An apparatus for controlling on-die termination, comprising:
an on-die termination control unit configured to turn on/off a corresponding transistor according to a code signal and adjust an on-die termination resistance so it is equal to an external resistance and to produce an output voltage;
an offset compensating unit configured to detect an offset voltage from the output voltage of the on-die termination control unit, store the detected offset voltage in a capacitor, compare the capacitor voltage with a preset reference voltage, and output a comparison result;
a latch configured to store the comparison result for a predetermined time and to provide an output; and
a counter configured to count the output of the latch and increase or decrease the code signal based on the count.
2. The apparatus of claim 1,
wherein the on-die termination control unit includes:
a plurality of PMOS transistors configured to receive a power supply voltage through respective source terminals, configured to receive the code signal through respective gate terminals and including respective drain terminals; and
a plurality of resistors respectively coupled to the drain terminals of the plurality of PMOS transistors.
3. The apparatus of claim 1,
wherein the offset compensating unit forms a negative feedback loop and stores the offset voltage in the capacitor when a first pulse signal is activated, and
wherein the offset compensating unit cancels the offset voltage stored in the capacitor, and compares the capacitor voltage having canceled out the offset voltage with the reference voltage, when a second pulse signal is activated.
4. The apparatus of claim 3,
wherein the first pulse signal precharges the offset compensating unit, and
the second pulse signal is activated during an interval when the first pulse signal is not activated.
5. The apparatus of claim 3,
wherein the offset compensating unit includes:
a comparator configured to compare the output voltage of the on-die termination control unit with the reference voltage when the second pulse signal is activated;
the capacitor coupled between the on-die termination control unit and the comparator; and
a switching unit configured to store the offset voltage in the capacitor and output a sum of the reference voltage and the offset voltage to the comparator when the first pulse signal is activated, and output the reference voltage and the output voltage of the on-die termination control unit having canceled out the offset voltage to the comparator, when the second pulse signal is activated.
6. The apparatus of claim 4,
wherein the offset compensating unit includes:
a comparator configured to compare the output voltage of the on-die termination control unit with the reference voltage when the second pulse signal is activated;
the capacitor coupled between the on-die termination control unit and the comparator; and
a switching unit configured to store the offset voltage in the capacitor and output a sum of the reference voltage and the offset voltage to the comparator when the first pulse signal is activated, and output the reference voltage and the output voltage of the on-die termination control unit having canceled out the offset voltage to the comparator, when the second pulse signal is activated.
7. The apparatus of claim 6,
wherein the comparator has a unity gain and is configured to output the sum of the reference voltage and the offset voltage through an output terminal, when the first pulse signal is activated.
8. The apparatus of claim 6,
wherein the switching unit includes:
a first transmission gate that is switched according to the second pulse signal and an inverted signal of the second pulse signal, and outputs the reference voltage to a first node;
a second transmission gate that is switched according to the second pulse signal and the inverted signal of the second pulse signal, and outputs the output of the on-die termination control unit to a second node;
a third transmission gate that is switched according to the first pulse signal and an inverted signal of the first pulse signal, and selectively connects the first node and the second node;
a fourth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls connection between an output terminal of the capacitor and a reference voltage applying terminal; and
a fifth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls connection between an output terminal of the comparator and a negative terminal of the comparator.
9. The apparatus of claim 3,
wherein the latch and the counter are activated or not activated according to a third pulse signal.
10. The apparatus of claim 9,
wherein the third pulse signal is controlled to be activated during an interval of when the second pulse signal is activated.
11. An apparatus for controlling on-die termination, comprising:
an on-die termination control unit configured to selectively turn on/off a corresponding transistor among a first transistor group according to a first code signal and adjust an on-die termination resistance and to produce an output voltage;
an offset compensating unit configured to detect an offset voltage from the output voltage of the on-die termination control unit, store the detected offset voltage in a capacitor, compare the capacitor voltage with a preset reference voltage, and output a comparison result;
a latch that stores the comparison result for a predetermined time to provide an output;
a counter configured to count the output of the latch, increase or decrease the first code signal, and output a second code signal based thereon; and
a driving control unit configured to selectively turn on/off a corresponding transistor among a second transistor group according to the second code signal to adjust an output resistance.
12. The apparatus of claim 11,
wherein the on-die termination control unit includes:
a plurality of PMOS transistors configured to receive a power supply voltage through a common source terminal, configured to receive the first code signal through a common gate terminal and including respective drain terminals; and
a plurality of first resistors that are respectively coupled to the drain terminals of the plurality of PMOS transistors.
13. The apparatus of claim 11,
wherein the driving control unit includes:
a plurality of second resistors coupled to the on-die termination control unit; and
a plurality of NMOS transistors coupled in common to a ground voltage terminal through their source terminals, supplied with the second code signal through respective gate terminals, and are respectively coupled to the plurality of second resistors through respective drain terminals.
14. The apparatus of claim 11,
wherein the offset compensating unit forms a negative feedback loop and stores the offset voltage in the capacitor when a first pulse signal is activated,
wherein the offset compensating unit is configured to cancel out the offset voltage stored in the capacitor and compare the capacitor voltage having canceled out the offset voltage with the reference voltage when a second pulse signal is activated.
15. The apparatus of claim 14,
wherein the offset compensating unit includes:
a comparator configured to compare the output voltage of the on-die termination control unit or an output signal of the driving control unit with the reference voltage when the second pulse signal is activated;
the capacitor coupled between the on-die termination control unit and the comparator; and
a switching unit configured to store the offset voltage in the capacitor and output a sum of the reference voltage and the offset voltage to the comparator when the first pulse signal is activated, and output the reference voltage and the output of the on-die termination control unit having canceled out the offset voltage to the comparator when the second pulse signal is activated.
16. The apparatus of claim 15,
wherein the switching unit includes:
a first transmission gate that is switched according to the second pulse signal and an inverted signal of the second pulse signal, and outputs the reference voltage to a first node;
a second transmission gate that is switched according to the second pulse signal and the inverted signal of the second pulse signal, and outputs the output signal of the on-die termination control unit to a second node;
a third transmission gate that is switched according to the first pulse signal and an inverted signal of the first pulse signal, and selectively connects the first node and the second node;
a fourth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls the connection between an output terminal of the capacitor and a reference voltage applying terminal; and
a fifth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls the connection between an output terminal of the comparator and a negative terminal of the comparator.
17. The apparatus of claim 14,
wherein the latch is activated according to a third pulse signal.
18. The apparatus of claim 17,
wherein the counter is activated during an interval when the second pulse signal is activated, according to the third pulse signal delayed for a predetermined time.
19. An apparatus for controlling on-die termination, comprising:
an on-die termination control unit having an output node and configured to turn on/off a corresponding transistor according to a code signal and adjust an on-die termination resistance so it is equal to an external resistance;
an external resistor coupled to the on-die termination control unit;
an offset voltage canceling unit coupled to the output node of the on-die termination control unit;
a comparator having one input terminal supplied with a reference voltage and another input terminal coupled to the offset voltage canceling unit, and configured to compare voltage input to the respective input terminals to produce an output signal; and
a counter configured to increase or decrease the code signal using the output signal of the comparator.
20. The apparatus of claim 19, further comprising:
a latch configured to latch the output signal of the comparator, and transmit the latched output signal to the counter.
21. The apparatus of claim 19,
wherein the on-die termination control unit includes:
a plurality of PMOS transistors having respective drain terminals, and configured to receive a power supply voltage through their respective source terminals and are configured to receive the code signal through their respective gate terminals; and
a plurality of resistors that are respectively coupled to the drain terminals of the plurality of PMOS transistors.
22. The apparatus of claim 19,
wherein the offset voltage canceling unit forms a negative feedback loop and stores the offset voltage in the capacitor when a first pulse signal is activated, and
wherein the offset voltage is configured to cancel out the offset voltage stored in the capacitor and compares the capacitor voltage having canceled out the offset voltage with the reference voltage when a second pulse signal is activated.
23. The apparatus of claim 22,
wherein the first pulse signal precharges the offset voltage canceling unit, and
the second pulse signal is activated during an interval when the first pulse signal is not activated.
24. The apparatus of claim 22,
wherein the offset voltage canceling unit includes:
the capacitor coupled between the on-die termination control unit and the comparator; and
a switching unit configured to store the offset voltage in the capacitor and output a sum of the reference voltage and the offset voltage to the comparator when the first pulse signal is activated, and output the reference voltage and the output of the on-die termination control unit having cancelled out the offset voltage to the comparator when the second pulse signal is activated.
25. The apparatus of claim 19,
wherein the comparator has a unity gain and output the sum of the reference voltage and the offset voltage through an output terminal, when the first pulse signal is activated.
26. The apparatus of claim 24,
wherein the comparator has a unity gain and output the sum of the reference voltage and the offset voltage through an output terminal, when the first pulse signal is activated.
27. The apparatus of claim 24,
wherein the switching unit includes:
a first transmission gate that is switched according to the second pulse signal and an inverted signal of the second pulse signal, and outputs the reference voltage to a first node;
a second transmission gate that is switched according to the second pulse signal and the inverted signal of the second pulse signal, and outputs the output of the on-die termination control unit to a second node;
a third transmission gate that is switched according to the first pulse signal and an inverted signal of the first pulse signal, and selectively connects the first node and the second node;
a fourth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls the connection between an output terminal of the capacitor and a reference voltage applying terminal; and
a fifth transmission gate that is switched according to the first pulse signal and the inverted signal of the first pulse signal, and selectively controls the connection between an output terminal of the comparator and a negative terminal of the comparator.
28. The apparatus of claim 20,
wherein the latch and the counter are activated according to a third pulse signal.
29. The apparatus of claim 28,
wherein the third pulse signal is activated during an interval when the second pulse signal is activated.
US11/637,083 2006-01-16 2006-12-12 Apparatus for controlling on-die termination Active US7288959B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR10-2006-0004366 2006-01-16
KR1020060004366A KR100681879B1 (en) 2006-01-16 2006-01-16 Device for controlling on-die termination

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/896,863 US7888963B2 (en) 2006-01-16 2007-09-06 Apparatus for controlling on-die termination

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/896,863 Continuation US7888963B2 (en) 2006-01-16 2007-09-06 Apparatus for controlling on-die termination

Publications (2)

Publication Number Publication Date
US20070164780A1 true US20070164780A1 (en) 2007-07-19
US7288959B1 US7288959B1 (en) 2007-10-30

Family

ID=38106212

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/637,083 Active US7288959B1 (en) 2006-01-16 2006-12-12 Apparatus for controlling on-die termination
US11/896,863 Active 2028-12-09 US7888963B2 (en) 2006-01-16 2007-09-06 Apparatus for controlling on-die termination

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/896,863 Active 2028-12-09 US7888963B2 (en) 2006-01-16 2007-09-06 Apparatus for controlling on-die termination

Country Status (5)

Country Link
US (2) US7288959B1 (en)
JP (2) JP2007195168A (en)
KR (1) KR100681879B1 (en)
CN (1) CN101025995B (en)
TW (1) TWI336559B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080246537A1 (en) * 2007-04-03 2008-10-09 Broadcom Corporation Programmable discontinuity resistors for reference ladders
US20130076399A1 (en) * 2011-09-23 2013-03-28 Hynix Semiconductor Inc. Comparison circuit and impedance calibration circuit using the same

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100674978B1 (en) * 2005-06-27 2007-01-29 삼성전자주식회사 Method of adjusting termination values of some address pins of semiconductor device and semiconductor device using same
KR100681879B1 (en) * 2006-01-16 2007-02-06 주식회사 하이닉스반도체 Device for controlling on-die termination
KR100780949B1 (en) * 2006-03-21 2007-12-03 삼성전자주식회사 Semiconductor memory device testing on/off state of ODT circuit in the data read mode and test method of the state of ODT circuit
USRE44617E1 (en) 2006-08-24 2013-12-03 Hynix Semiconductor Inc. On-die termination device
US7692446B2 (en) 2006-08-24 2010-04-06 Hynix Semiconductor, Inc. On-die termination device
KR100866927B1 (en) * 2006-09-27 2008-11-04 주식회사 하이닉스반도체 On-die termination circuit and the driving method thereof
US7372295B1 (en) * 2006-12-22 2008-05-13 Altera Corporation Techniques for calibrating on-chip termination impedances
KR100834933B1 (en) 2007-03-30 2008-06-03 경상대학교산학협력단 A method and apparatus for cancellation of offsets in comparators
KR100838366B1 (en) 2007-04-02 2008-06-13 주식회사 하이닉스반도체 Calibration circuit of on die termination device that can compensate offset
JP4920512B2 (en) 2007-07-04 2012-04-18 エルピーダメモリ株式会社 Calibration circuit, semiconductor device including the same, and data processing system
US7817467B2 (en) 2007-09-07 2010-10-19 Micron Technology, Inc. Memory controller self-calibration for removing systemic influence
KR100897293B1 (en) * 2007-11-12 2009-05-14 주식회사 하이닉스반도체 Semiconductor apparatus, on die termination circuit of semiconductor apparatus and control method of the same
KR100897302B1 (en) * 2008-04-10 2009-05-14 주식회사 하이닉스반도체 Data line termination circuit
JP5157607B2 (en) * 2008-04-11 2013-03-06 日本電気株式会社 Semiconductor device and method for adjusting impedance of semiconductor device
KR100899570B1 (en) * 2008-04-21 2009-05-27 주식회사 하이닉스반도체 Calibration circuit of on die termination device
FR2932904B1 (en) * 2008-06-19 2011-02-25 Eads Europ Aeronautic Defence Method for detecting correction of errors for a memory whose structure is dissymetrically conductive
KR100980414B1 (en) 2008-11-12 2010-09-07 주식회사 하이닉스반도체 Calibration Circuit and a Data Output Circuit using the same
JP2010219751A (en) 2009-03-16 2010-09-30 Elpida Memory Inc Semiconductor device
KR101094984B1 (en) * 2010-03-31 2011-12-20 주식회사 하이닉스반도체 Impedance calibration apparatus of semiconductor integrated circuit
KR101113329B1 (en) * 2010-04-01 2012-02-24 주식회사 하이닉스반도체 On die termination circuit
KR20130093231A (en) * 2012-02-14 2013-08-22 에스케이하이닉스 주식회사 Resistance measuring circuit, method for measuring resistance and circuit for controlling impedance
JP6126458B2 (en) * 2013-05-22 2017-05-10 富士通株式会社 Resistance adjustment circuit and resistance adjustment method
US9571098B2 (en) 2014-08-11 2017-02-14 Samsung Electronics Co., Ltd. Signal receiving circuits including termination resistance having adjustable resistance value, operating methods thereof, and storage devices therewith

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
US6157206A (en) * 1998-12-31 2000-12-05 Intel Corporation On-chip termination
US6809546B2 (en) * 2002-04-19 2004-10-26 Samsung Electronics Co., Ltd. On-chip termination apparatus in semiconductor integrated circuit, and method for controlling the same
US6924660B2 (en) * 2003-09-08 2005-08-02 Rambus Inc. Calibration methods and circuits for optimized on-die termination
US6928007B2 (en) * 2003-04-29 2005-08-09 Hynix Semiconductor Inc. ODT mode conversion circuit and method
US7019555B2 (en) * 2003-12-19 2006-03-28 Hynix Semiconductor Inc. Circuit for performing on-die termination operation in semiconductor memory device and its method
US7034567B2 (en) * 2003-03-25 2006-04-25 Samsung Electronics Co., Ltd. Semiconductor devices with reference voltage generators and termination circuits configured to reduce termination mismatch
US7034565B2 (en) * 2002-11-20 2006-04-25 Samsung Electronics Co., Ltd. On-die termination circuit and method for reducing on-chip DC current, and memory system including memory device having the same
US7064989B2 (en) * 2004-04-20 2006-06-20 Hynix Semiconductor Inc. On-die termination control circuit and method of generating on-die termination control signal
US7138823B2 (en) * 2005-01-20 2006-11-21 Micron Technology, Inc. Apparatus and method for independent control of on-die termination for output buffers of a memory device
US7176711B2 (en) * 2004-04-28 2007-02-13 Hynix Semiconductor Inc. On-die termination impedance calibration device
US7205787B1 (en) * 2003-11-24 2007-04-17 Neascape, Inc. On-chip termination for a high-speed single-ended interface
US7218155B1 (en) * 2005-01-20 2007-05-15 Altera Corporation Techniques for controlling on-chip termination resistance using voltage range detection
US7221193B1 (en) * 2005-01-20 2007-05-22 Altera Corporation On-chip termination with calibrated driver strength

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142610A (en) * 1983-12-28 1985-07-27 Fujitsu Ltd Comparator circuit
JPS6184110A (en) * 1984-10-01 1986-04-28 Nec Corp Voltage comparator
JPS62269512A (en) * 1986-05-19 1987-11-24 Nippon Telegr & Teleph Corp <Ntt> Voltage comparator
JPH06232706A (en) * 1993-02-05 1994-08-19 Nec Corp Comparator
JPH10261948A (en) * 1997-03-17 1998-09-29 Nec Corp Semiconductor integrated circuit with output impedance self correction circuit
KR100410536B1 (en) * 2001-02-05 2003-12-18 삼성전자주식회사 Impedance update apparatus and method of termination circuit
JP4319413B2 (en) 2001-04-11 2009-08-26 エヌエックスピー ビー ヴィ Operational amplifier high duty cycle offset compensation
KR100403633B1 (en) * 2001-08-10 2003-10-30 삼성전자주식회사 Impedance control circuit
JP3702227B2 (en) * 2002-01-09 2005-10-05 株式会社東芝 Semiconductor device
KR100422451B1 (en) * 2002-05-24 2004-03-11 삼성전자주식회사 method for controlling on-die termination and control circuit therefore
TW544995B (en) 2002-08-09 2003-08-01 Advanic Technologies Inc Flash A/D converter with new autozeroing and interpolation possessing negative impedance compensation
KR100528164B1 (en) 2004-02-13 2005-11-15 주식회사 하이닉스반도체 On die termination mode transfer circuit in semiconductor memory device and its method
KR100670702B1 (en) 2004-10-30 2007-01-17 주식회사 하이닉스반도체 Semiconductor memory device with on die termination circuit
KR100681879B1 (en) * 2006-01-16 2007-02-06 주식회사 하이닉스반도체 Device for controlling on-die termination

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
US6157206A (en) * 1998-12-31 2000-12-05 Intel Corporation On-chip termination
US6809546B2 (en) * 2002-04-19 2004-10-26 Samsung Electronics Co., Ltd. On-chip termination apparatus in semiconductor integrated circuit, and method for controlling the same
US7034565B2 (en) * 2002-11-20 2006-04-25 Samsung Electronics Co., Ltd. On-die termination circuit and method for reducing on-chip DC current, and memory system including memory device having the same
US7034567B2 (en) * 2003-03-25 2006-04-25 Samsung Electronics Co., Ltd. Semiconductor devices with reference voltage generators and termination circuits configured to reduce termination mismatch
US6928007B2 (en) * 2003-04-29 2005-08-09 Hynix Semiconductor Inc. ODT mode conversion circuit and method
US6924660B2 (en) * 2003-09-08 2005-08-02 Rambus Inc. Calibration methods and circuits for optimized on-die termination
US7151390B2 (en) * 2003-09-08 2006-12-19 Rambus Inc. Calibration methods and circuits for optimized on-die termination
US7205787B1 (en) * 2003-11-24 2007-04-17 Neascape, Inc. On-chip termination for a high-speed single-ended interface
US7019555B2 (en) * 2003-12-19 2006-03-28 Hynix Semiconductor Inc. Circuit for performing on-die termination operation in semiconductor memory device and its method
US7064989B2 (en) * 2004-04-20 2006-06-20 Hynix Semiconductor Inc. On-die termination control circuit and method of generating on-die termination control signal
US7176711B2 (en) * 2004-04-28 2007-02-13 Hynix Semiconductor Inc. On-die termination impedance calibration device
US7138823B2 (en) * 2005-01-20 2006-11-21 Micron Technology, Inc. Apparatus and method for independent control of on-die termination for output buffers of a memory device
US7218155B1 (en) * 2005-01-20 2007-05-15 Altera Corporation Techniques for controlling on-chip termination resistance using voltage range detection
US7221193B1 (en) * 2005-01-20 2007-05-22 Altera Corporation On-chip termination with calibrated driver strength

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080246537A1 (en) * 2007-04-03 2008-10-09 Broadcom Corporation Programmable discontinuity resistors for reference ladders
US20130076399A1 (en) * 2011-09-23 2013-03-28 Hynix Semiconductor Inc. Comparison circuit and impedance calibration circuit using the same
US9312843B2 (en) * 2011-09-23 2016-04-12 SK Hynix Inc. Comparison circuit and impedance calibration circuit using the same

Also Published As

Publication number Publication date
US20080001624A1 (en) 2008-01-03
CN101025995A (en) 2007-08-29
TWI336559B (en) 2011-01-21
JP2007195168A (en) 2007-08-02
KR100681879B1 (en) 2007-02-06
JP2013048459A (en) 2013-03-07
US7888963B2 (en) 2011-02-15
US7288959B1 (en) 2007-10-30
TW200731662A (en) 2007-08-16
CN101025995B (en) 2010-04-14

Similar Documents

Publication Publication Date Title
US7808270B2 (en) Output circuit for semiconductor device, semiconductor device having output circuit, and method of adjusting characteristics of output circuit
JP5069507B2 (en) Semiconductor device capable of adjusting impedance of data input / output driver
CN1285170C (en) Constant current CMOS output driver circuit with dual gate transistor devices
US8035413B2 (en) Dynamic impedance control for input/output buffers
US6586964B1 (en) Differential termination with calibration for differential signaling
US8634452B2 (en) Multiphase receiver with equalization circuitry
US6087853A (en) Controlled output impedance buffer using CMOS technology
US7126408B2 (en) Method and apparatus for receiving high-speed signals with low latency
US7170313B2 (en) Apparatus for calibrating termination voltage of on-die termination
US7194559B2 (en) Slave I/O driver calibration using error-nulling master reference
US20030231523A1 (en) Semiconductor device with programmable impedance control circuit
JP4338920B2 (en) Programmable impedance control circuit
US6781405B2 (en) Adaptive signal termination
US6806728B2 (en) Circuit and method for interfacing to a bus channel
JP5572277B2 (en) Impedance adjustment circuit, integrated circuit including the same, and output driver impedance adjustment method using the same
US20060132179A1 (en) Low voltage differential signaling drivers including branches with series resistors
US6466487B2 (en) Semiconductor device with impedance controllable output buffer
US7692446B2 (en) On-die termination device
US6448815B1 (en) Low voltage differential receiver/transmitter and calibration method thereof
US7514954B2 (en) Method and apparatus for output driver calibration
US6330194B1 (en) High speed I/O calibration using an input path and simplified logic
US6356106B1 (en) Active termination in a multidrop memory system
US7034567B2 (en) Semiconductor devices with reference voltage generators and termination circuits configured to reduce termination mismatch
EP2229733A1 (en) Replica bias circuit for high speed low voltage common mode driver
US6556038B2 (en) Impedance updating apparatus of termination circuit and impedance updating method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, DONG-UK;REEL/FRAME:018701/0885

Effective date: 20061206

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12