US20070122997A1 - Controlled process and resulting device - Google Patents

Controlled process and resulting device Download PDF

Info

Publication number
US20070122997A1
US20070122997A1 US11/627,925 US62792507A US2007122997A1 US 20070122997 A1 US20070122997 A1 US 20070122997A1 US 62792507 A US62792507 A US 62792507A US 2007122997 A1 US2007122997 A1 US 2007122997A1
Authority
US
United States
Prior art keywords
method
particles
cleave
substrate
material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/627,925
Inventor
Francois Henley
Nathan Cheung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Genesis Corp
Original Assignee
Silicon Genesis Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US09/026,034 priority Critical patent/US6013563A/en
Priority to US10/644,644 priority patent/US7160790B2/en
Priority to US11/281,042 priority patent/US7371660B2/en
Application filed by Silicon Genesis Corp filed Critical Silicon Genesis Corp
Priority to US11/627,925 priority patent/US20070122997A1/en
Publication of US20070122997A1 publication Critical patent/US20070122997A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00349Creating layers of material on a substrate
    • B81C1/0038Processes for creating layers of materials not provided for in groups B81C1/00357 - B81C1/00373
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003Characterised by the substrate
    • H01L21/2007Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/0191Transfer of a layer from a carrier wafer to a device wafer

Abstract

A technique for forming a film of material (12) from a donor substrate (10). The technique has a step of introducing energetic particles (22) through a surface of a donor substrate (10) to a selected depth (20) underneath the surface, where the particles have a relatively high concentration to define a donor substrate material (12) above the selected depth. An energy source is directed to a selected region of the donor substrate to initiate a controlled cleaving action of the substrate (10) at the selected depth (20), whereupon the cleaving action provides an expanding cleave front to free the donor material from a remaining portion of the donor substrate.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application claims priority from the provisional patent application entitled A CONTROLLED CLEAVAGE PROCESS AND RESULTING DEVICE, filed May 12, 1997 and assigned Application No. 60/046,276, the disclosure of which is hereby incorporated in its entirety for all purposes.
  • BACKGROUND OF THE INVENTION
  • The present invention relates to the manufacture of substrates. More particularly, the invention provides a technique including a method and device for cleaving a substrate in the fabrication of a silicon-on-insulator substrate for semiconductor integrated circuits, for example. But it will be recognized that the invention has a wider range of applicability; it can also be applied to other substrates for multi-layered integrated circuit devices, three-dimensional packaging of integrated semiconductor devices, photonic devices, piezoelectronic devices, microelectromechanical systems (“MEMS”), sensors, actuators, solar cells, flat panel displays (e.g., LCD, AMLCD), biological and biomedical devices, and the like.
  • Craftsmen or more properly crafts-people have been building useful articles, tools, or devices using less useful materials for numerous years. In some cases, articles are assembled by way of smaller elements or building blocks. Alternatively, less useful articles are separated into smaller pieces to improve their utility. A common example of these articles to be separated include substrate structures, such as a glass plate, a diamond, a semiconductor substrate, and others.
  • These substrate structures are often cleaved or separated using a variety of techniques. In some cases, the substrates can be separated using a saw operation. The saw operation generally relies upon a rotating blade or tool, which cuts through the substrate material to separate the substrate material into two pieces. This technique, however, is often extremely “rough” and cannot generally be used for providing precision separations in the substrate for the manufacture of fine tools and assemblies. Additionally, the saw operation often has difficulty separating or cutting extremely hard and/or brittle materials, such as diamond or glass.
  • Accordingly, techniques have been developed to separate these hard and/or brittle materials using cleaving approaches. In diamond cutting, for example, an intense directional thermal/mechanical impulse is directed preferentially along a crystallographic plane of a diamond material. This thermal/mechanical impulse generally causes a cleave front to propagate along major crystallographic planes, where cleaving occurs when an energy level from the thermal/mechanical impulse exceeds the fracture energy level along the chosen crystallographic plane.
  • In glass cutting, a scribe line using a tool is often impressed in a preferred direction on the glass material, which is generally amorphous in character. The scribe line causes a higher stress area surrounding the amorphous glass material. Mechanical force is placed on each side of the scribe line, which increases stress along the scribe line until the glass material fractures, preferably along the scribe line. This fracture completes the cleaving process of the glass, which can be used in a variety of applications, including households.
  • Although the techniques described above are satisfactory, for the most part, as applied to cutting diamonds or household glass, they have severe limitations in the fabrication of small complex structures or precision workpieces. For instance, the above techniques are often “rough” and cannot be used with great precision in fabrication of small and delicate machine tools, electronic devices, or the like. Additionally, the above techniques may be useful for separating one large plane of glass from another, but are often ineffective for splitting off, shaving, or stripping a thin film of material from a larger substrate. Furthermore, the above techniques may often cause more than one cleave front, which join along slightly different planes, which is highly undesirable for precision cutting applications.
  • From the above, it is seen that a technique for separating a thin film of material from a substrate which is cost effective and efficient is desirable.
  • SUMMARY OF THE INVENTION
  • According to the present invention, an improved technique for removing a thin film of material from a substrate using a controlled cleaving action is provided. This technique allows an initiation of a cleaving process on a substrate using a single or multiple cleave region(s) through the use of controlled energy (e.g., spatial distribution) and selected conditions to allow an initiation of a cleave front(s) and to allow it to propagate through the substrate to remove a thin film of material from the substrate.
  • In a specific embodiment, the present invention provides a process for forming a film of material from a donor substrate using a controlled cleaving process. The process includes a step of introducing energetic particles (e.g., charged or neutral molecules, atoms, or electrons having sufficient kinetic energy) through a surface of a donor substrate to a selected depth underneath the surface, where the particles are at a relatively high concentration to define a thickness of donor substrate material (e.g., thin film of detachable material) above the selected depth. To cleave the donor substrate material, the method provides energy to a selected region of the donor substrate to initiate a controlled cleaving action in the donor substrate, whereupon the cleaving action is made using a propagating cleave front(s) to free the donor material from a remaining portion of the donor substrate.
  • In most of the embodiments, a cleave is initiated by subjecting the material with sufficient energy to fracture the material in one region, causing a cleave front, without uncontrolled shattering or cracking. The cleave front formation energy (Ec) must often be made lower than the bulk material fracture energy (Emat) at each region to avoid shattering or cracking the material. The directional energy impulse vector in diamond cutting or the scribe line in glass cutting are, for example, the means in which the cleave energy is reduced to allow the controlled creation and propagation of a cleave front. The cleave front is in itself a higher stress region and once created, its propagation requires a lower energy to further cleave the material from this initial region of fracture. The energy required to propagate the cleave front is called the cleave front propagation energy (Ep). The relationship can be expressed as:
    E c =E p+[cleave front stress energy]
  • A controlled cleaving process is realized by reducing Ep along a favored direction(s) above all others and limiting the available energy to below the Ep of other undesired directions. In any cleave process, a better cleave surface finish occurs when the cleave process occurs through only one expanding cleave front, although multiple cleave fronts do work.
  • Numerous benefits are achieved over preexisting techniques using the present invention. In particular, the present invention uses controlled energy and selected conditions to preferentially cleave a thin film of material from a donor substrate which includes multi-material sandwiched films. This cleaving process selectively removes the thin film of material from the substrate while preventing a possibility of damage to the film or a remaining portion of the substrate. Accordingly, the remaining substrate portion can be re-used repeatedly for other applications.
  • Additionally, the present invention uses a relatively low temperature during the controlled cleaving process of the thin film to reduce temperature excursions of the separated film, donor substrate, or multi-material films according to other embodiments. This lower temperature approach allows for more material and process latitude such as, for example, cleaving and bonding of materials having substantially different thermal expansion coefficients. In other embodiments, the present invention limits energy or stress in the substrate to a value below a cleave initiation energy, which generally removes a possibility of creating random cleave initiation sites or fronts. This reduces cleave damage (e.g., pits, crystalline defects, breakage, cracks, steps, voids, excessive roughness) often caused in pre-existing techniques. Moreover, the present invention reduces damage caused by higher than necessary stress or pressure effects and nucleation sites caused by the energetic particles as compared to preexisting techniques.
  • The present invention achieves these benefits and others in the context of known process technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to the latter portions of the specification and attached drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1-11 are simplified diagrams illustrating a controlled cleaving technique according to embodiments of the present invention;
  • FIG. 12A is a simplified diagram illustrating a controlled cleaving technique using dynamic pressure embodied as a high-pressure jet of fluid or gas to separate a thin film of material from a donor wafer according to another embodiment of the present invention;
  • FIG. 12B is a simplified diagram illustrating a controlled cleaving technique using static pressure to separate a thin film of material from a donor wafer according to another embodiment of the present invention;
  • FIG. 13 is a simplified diagram illustrating the use of static fluid pressure to separate a thin film of material from a donor wafer; and
  • FIGS. 14-18 are simplified cross-sectional view diagrams illustrating a method of forming a silicon-on-insulator substrate according to the present invention
  • DESCRIPTION OF THE SPECIFIC EMBODIMENT
  • The present invention provides a technique for removing a thin film of material from a substrate while preventing a possibility of damage to the thin material film and/or a remaining portion of the substrate. The thin film of material is attached to or can be attached to a target substrate to form, for example, a silicon-on-insulator wafer. The thin film of material can also be used for a variety of other applications. The invention will be better understood by reference to the Figs. and the descriptions below.
  • 1. Controlled Cleaving Techniques
  • FIG. 1 is a simplified cross-sectional view diagram of a substrate 10 according to the present invention. The diagram is merely an illustration and should not limit the scope of the claims herein. As merely an example, substrate 10 is a silicon wafer which includes a material region 12 to be removed, which is a thin relatively uniform film derived from the substrate material. The silicon wafer 10 includes a top surface 14, a bottom surface 16, and a thickness 18. Substrate 10 also has a first side (side 1) and a second side (side 2) (which are also referenced below in the Figs.). Material region 12 also includes a thickness 20, within the thickness 18 of the silicon wafer. The present invention provides a novel technique for removing the material region 12 using the following sequence of steps.
  • Selected energetic particles implant 22 through the top surface 14 of the silicon wafer to a selected depth 24, which defines the thickness 20 of the material region 12, termed the “thin film” of material. A variety of techniques can be used to implant the energetic particles into the silicon wafer. These techniques include ion implantation using, for example, beam line ion implantation equipment manufactured from companies such as Applied Materials, Eaton Corporation, Varian, and others. Alternatively, implantation occurs using a plasma immersion ion implantation (“PIII”) technique. Examples of plasma immersion ion implantation techniques are described in “Recent Applications of Plasma Immersion Ion Implantation,” Paul K. Chu, Chung Chan, and Nathan W. Cheung, SEMICONDUCTOR INTERNATIONAL, pp. 165-172, June 1996, and “Plasma Immersion Ion Implantation—A Fledgling Technique for Semiconductor Processing,”, P. K. Chu, S. Qin, C. Chan, N. W. Cheung, and L. A. Larson, MATERIALS SCIENCE AND ENGINEERING REPORTS: A REVIEW JOURNAL, pp. 207-280, Vol. R17, Nos. 6-7, (Nov. 30, 1996), which are both hereby incorporated by reference for all purposes. Of course, techniques used depend upon the application.
  • Depending upon the application, smaller mass particles are generally selected to reduce a possibility of damage to the material region 12. That is, smaller mass particles easily travel through the substrate material to the selected depth without substantially damaging the material region that the particles traverse through. For example, the smaller mass particles (or energetic particles) can be almost any charged (e.g., positive or negative) and/or neutral atoms or molecules, or electrons, or the like. In a specific embodiment, the particles can be neutral and/or charged particles including ions such as ions of hydrogen and its isotopes, rare gas ions such as helium and its isotopes, and neon. The particles can also be derived from compounds such as gases, e.g., hydrogen gas, water vapor, methane, and hydrogen compounds, and other light atomic mass particles. Alternatively, the particles can be any combination of the above particles, and/or ions and/or molecular species and/or atomic species. The particles generally have sufficient kinetic energy to penetrate through the surface to the selected depth underneath the surface.
  • Using hydrogen as the implanted species into the silicon wafer as an example, the implantation process is performed using a specific set of conditions. Implantation dose ranges from about 1015 to about 1018 atoms/cm2, and preferably the dose is greater than about 1016 atoms/cm2. Implantation energy ranges from about 1 KeV to about 1 MeV, and is generally about 50 KeV. Implantation temperature ranges from about −200 to about 600° C., and is preferably less than about 400° C. to prevent a possibility of a substantial quantity of hydrogen ions from diffusing out of the implanted silicon wafer and annealing the implanted damage and stress. The hydrogen ions can be selectively introduced into the silicon wafer to the selected depth at an accuracy of about +/−0.03 to +/−0.05 microns. Of course, the type of ion used and process conditions depend upon the application.
  • Effectively, the implanted particles add stress or reduce fracture energy along a plane parallel to the top surface of the substrate at the selected depth. The energies depend, in part, upon the implantation species and conditions. These particles reduce a fracture energy level of the substrate at the selected depth. This allows for a controlled cleave along the implanted plane at the selected depth. Implantation can occur under conditions such that the energy state of the substrate at all internal locations is insufficient to initiate a non-reversible fracture (i.e., separation or cleaving) in the substrate material. It should be noted, however, that implantation does generally cause a certain amount of defects (e.g., micro-detects) in the substrate that can typically at least partially be repaired by subsequent heat treatment, e.g., thermal annealing or rapid thermal annealing.
  • FIG. 2 is a simplified energy diagram 200 along a cross-section of the implanted substrate 10 according to the present invention. The diagram is merely an illustration and should not limit the scope of the claims herein. The simplified diagram includes a vertical axis 201 that represents an energy level (E) (or additional energy) to cause a cleave in the substrate. A horizontal axis 203 represents a depth or distance from the bottom of the wafer to the top of the wafer. After implanting particles into the wafer, the substrate has an average cleave energy represented as E 205, which is the amount of energy needed to cleave the wafer along various cross-sectional regions along the wafer depth. The cleave energy (Et) is equal to the bulk material fracture energy (Emat) in non-implanted regions. At the selected depth 20, energy (Ecz) 207 is lower since the implanted particles essentially break or weaken bonds in the crystalline structure (or increase stress caused by a presence of particles also contributing to lower energy (Ecz) 207 of the substrate) to lower the amount of energy needed to cleave the substrate at the selected depth. The present invention takes advantage of the lower energy (or increased stress) at the selected depth to cleave the thin film in a controlled manner.
  • Substrates, however, are not generally free from defects or “weak” regions across the possible cleave front or selected depth z after the implantation process. In these cases, the cleave generally cannot be controlled, since they are subject to random variations such as bulk material non-uniformities, built-in stresses, defects, and the like. FIG. 3 is a simplified energy diagram 300 across a cleave front for the implanted substrate 10 having these defects. The diagram 300 is merely an illustration and should not limit the scope of the claims herein. The diagram has a vertical axis 301 which represents additional energy (E) and a horizontal axis 303 which represents a distance from side 1 to side 2 of the substrate, that is, the horizontal axis represents regions along the cleave front of the substrate. As shown, the cleave front has two regions 305 and 307 represented as region 1 and region 2, respectively, which have cleave energies less than the average cleave energy (Ecz) 207 (possibly due to a higher concentration of defects or the like). Accordingly, it is highly likely that the cleave process begins at one or both of the above regions, since each region has a lower cleave energy than surrounding regions.
  • An example of a cleave process for the substrate illustrated by the above Fig is described as follows with reference to FIG. 4. FIG. 4 is a simplified top-view diagram 400 of multiple cleave fronts 401, 403 propagating through the implanted substrate. The cleave fronts originate at “weaker” regions in the cleave plane, which specifically includes regions 1 and 2. The cleave fronts originate and propagate randomly as shown by the arrows. A limitation with the use of random propagation among multiple cleave fronts is the possibility of having different cleave fronts join along slightly different planes or the possibility of forming cracks, which is described in more detail below.
  • FIG. 5 is a simplified cross-sectional view 500 of a film cleaved from a wafer having multiple cleave fronts at, for example, regions 1 305 and 2 307. This diagram is merely an illustration and should not limit the scope of the claims herein. As shown, the cleave from region 1 joined with the cleave from region 2 at region 3 309, which is defined along slightly different planes, may initiate a secondary cleave or crack 311 along the film. Depending upon the magnitude of the difference 313, the film may not be of sufficient quality for use in manufacture of substrates for integrated circuits or other applications. A substrate having crack 311 generally cannot be used for processing. Accordingly, it is generally undesirable to cleave a wafer using multiple fronts in a random manner. An example of a technique which may form multiple cleave fronts in a random manner is described in U.S. Pat. No. 5,374,564, which is in the name of Michel Bruel (“Bruel”), and assigned to Commissariat A l'Energie Atomique in France. Bruel generally describes a technique for cleaving an implanted wafer by global thermal treatment (i.e., thermally treating the entire plane of the implant) using thermally activated diffusion. Global thermal treatment of the substrate generally causes an initiation of multiple cleave fronts which propagate independently. In general, Bruel discloses a technique for an “uncontrollable” cleaving action by way of initiating and maintaining a cleaving action by a global thermal source, which may produce undesirable results. These undesirable results include potential problems such as an imperfect joining of cleave fronts, an excessively rough surface finish on the surface of the cleaved material since the energy level for maintaining the cleave exceeds the amount required, and many others. The present invention overcomes the formation of random cleave fronts by a controlled distribution or selective positioning of energy on the implanted substrate.
  • FIG. 6 is a simplified cross-sectional view of an implanted substrate 10 using selective positioning of cleave energy according to the present invention. This diagram is merely an illustration, and should not limit the scope of the claims herein The implanted wafer undergoes a step of selective energy placement or positioning or targeting which provides a controlled cleaving action of the material region 12 at the selected depth. The impulse or impulses are provided using energy sources. Examples of sources include, among others, a chemical source, a mechanical source, an electrical source, and a thermal sink or source. The chemical source can include particles, fluids, gases, or liquids. These sources can also include a chemical reaction to increase stress in the material region. The chemical source is introduced as flood, time-varying, spatially varying, or continuous. In other embodiments, a mechanical source is derived from rotational, translational, compressional, expansional, or ultrasonic energies. The mechanical source can be introduced as flood, time-varying, spatially varying, or continuous. In further embodiments, the electrical source is selected from an applied voltage or an applied electromagnetic field, which is introduced as flood, time-varying, spatially varying, or continuous. In still further embodiments, the thermal source or sink is selected from radiation, convection, or conduction. This thermal source can be selected from, among others, a photon beam, a fluid jet, a liquid jet, a gas jet, an electro/magnetic field, an electron beam, a thermoelectric heating, a furnace, and the like. The thermal sink can be selected from a fluid jet, a liquid jet, a gas jet, a cryogenic fluid, a super-cooled liquid, a thermoelectric cooling means, an electro/magnetic field, and others. Similar to the previous embodiments, the thermal source is applied as flood, time-varying, spatially varying, or continuous. Still further, any of the above embodiments can be combined or even separated, depending upon the application. Of course, the type of source used depends upon the application.
  • In a specific embodiment, the present invention provides a controlled-propagating cleave. The controlled-propagating cleave uses multiple successive impulses to initiate and perhaps propagate a cleaving process 700, as illustrated by FIG. 7. This diagram is merely an illustration, and should not limit the scope of the claims herein. As shown, the impulse is directed at an edge of the substrate, which propagates a cleave front toward the center of the substrate to remove the material layer from the substrate. In this embodiment, a source applies multiple pulses (i.e., pulse 1, 2, and 3) successively to the substrate. Pulse 1 701 is directed to an edge 703 of the substrate to initiate the cleave action. Pulse 2 705 is also directed at the edge 707 on one side of pulse 1 to expand the cleave front. Pulse 3 709 is directed to an opposite edge 711 of pulse 1 along the expanding cleave front to further remove the material layer from the substrate. The combination of these impulses or pulses provides a controlled cleaving action 713 of the material layer from the substrate.
  • FIG. 8 is a simplified illustration of selected energies 800 from the pulses in the preceding embodiment for the controlled-propagating cleave. This diagram is merely an illustration, and should not limit the scope of the claims herein. As shown, the pulse 1 has an energy level which exceeds average cleaving energy (E), which is the necessary energy for initiating the cleaving action. Pulses 2 and 3 are made using lower energy levels along the cleave front to maintain or sustain the cleaving action. In a specific embodiment, the pulse is a laser pulse where an impinging beam heats a selected region of the substrate through a pulse and a thermal pulse gradient causes supplemental stresses which together exceed cleave formation or propagation energies, which create a single cleave front. In preferred embodiments, the impinging beam heats and causes a thermal pulse gradient simultaneously, which exceeds cleave energy formation or propagation energies. More preferably, the impinging beam cools and causes a thermal pulse gradient simultaneously, which exceeds cleave energy formation or propagation energies.
  • Optionally, a built-in energy state of the substrate or stress can be globally raised toward the energy level necessary to initiate the cleaving action, but not enough to initiate the cleaving action before directing the multiple successive impulses to the substrate according to the present invention. The global energy state of the substrate can be raised or lowered using a variety of sources such as chemical, mechanical, thermal (sink or source), or electrical, alone or in combination. The chemical source can include a variety such as particles, fluids, gases, or liquids. These sources can also include chemical reaction to increase stress in the material region. The chemical source is introduced as flood, time-varying, spatially varying, or continuous. In other embodiments, a mechanical source is derived from rotational, translational, compressional, expansional, or ultrasonic energies. The mechanical source can be introduced as flood, time-varying, spatially varying, or continuous. In further embodiments, the electrical source is selected from an applied voltage or an applied electromagnetic field, which is introduced as flood, time-varying, spatially varying, or continuous. In still further embodiments, the thermal source or sink is selected from radiation, convection, or conduction. This thermal source can be selected from, among others, a photon beam, a fluid jet, a liquid jet, a gas jet, an electro/magnetic field, an electron beam, a thermoelectric heating, and a furnace. The thermal sink can be selected from a fluid jet, a liquid jet, a gas jet, a cryogenic fluid, a super-cooled liquid, a thermoelectric cooling means, an electro/magnetic field, and others. Similar to the previous embodiments, the thermal source is applied as flood, time-varying, spatially varying, or continuous. Still further, any of the above embodiments can be combined or even separated, depending upon the application. Of course, the type of source used also depends upon the application. As noted, the global source increases a level of energy or stress in the material region without initiating a cleaving action in the material region before providing energy to initiate the controlled cleaving action.
  • In a specific embodiment, an energy source elevates an energy level of the substrate cleave plane above its cleave front propagation energy but is insufficient to cause self-initiation of a cleave front. In particular, a thermal energy source or sink in the form of heat or lack of heat (e.g., cooling source) can be applied globally to the substrate to increase the energy state or stress level of the substrate without initiating a cleave front. Alternatively, the energy source can be electrical, chemical, or mechanical. A directed energy source provides an application of energy to a selected region of the substrate material to initiate a cleave front which self-propagates through the implanted region of the substrate until the thin film of material is removed. A variety of techniques can be used to initiate the cleave action. These techniques are described by way of the Figs. below.
  • FIG. 9 is a simplified illustration of an energy state 900 for a controlled cleaving action using a single controlled source according to an aspect of the present invention. This diagram is merely an illustration, and should not limit the scope of the claims herein. In this embodiment, the energy level or state of the substrate is raised using a global energy source above the cleave front propagation energy state, but is lower than the energy state necessary to initiate the cleave front. To initiate the cleave front, an energy source such as a laser directs a beam in the form of a pulse at an edge of the substrate to initiate the cleaving action. Alternatively, the energy source can be a cooling fluid (e.g., liquid, gas) that directs a cooling medium in the form of a pulse at an edge of the substrate to initiate the cleaving action. The global energy source maintains the cleaving action which generally requires a lower energy level than the initiation energy.
  • An alternative aspect of the invention is illustrated by FIGS. 10 and 11. FIG. 10 is a simplified illustration of an implanted substrate 1000 undergoing rotational forces 1001, 1003. This diagram is merely an illustration, and should not limit the scope of the claims herein. As shown, the substrate includes a top surface 1005, a bottom surface 1007, and an implanted region 1009 at a selected depth. An energy source increases a global energy level of the substrate using a light beam or heat source to a level above the cleave front propagation energy state, but lower than the energy state necessary to initiate the cleave front. The substrate undergoes a rotational force turning clockwise 1001 on top surface and a rotational force turning counter-clockwise 1003 on the bottom surface which creates stress at the implanted region 1009 to initiate a cleave front. Alternatively, the top surface undergoes a counter-clockwise rotational force and the bottom surface undergoes a clockwise rotational force. Of course, the direction of the force generally does not matter in this embodiment.
  • FIG. 11 is a simplified diagram of an energy state 1100 for the controlled cleaving action using the rotational force according to the present invention. This diagram is merely an illustration, and should not limit the scope of the claims herein. As previously noted, the energy level or state of the substrate is raised using a global energy source (e.g., thermal, beam) above the cleave front propagation energy state, but is lower than the energy state necessary to initiate the cleave front To initiate the cleave front, a mechanical energy means such as rotational force applied to the implanted region initiates the cleave front. In particular, rotational force applied to the implanted region of the substrates creates zero stress at the center of the substrate and greatest at the periphery, essentially being proportional to the radius. In this example, the central initiating pulse causes a radially expanding cleave front to cleave the substrate.
  • The removed material region provides a thin film of silicon material for processing. The silicon material possesses limited surface roughness and desired planarity characteristics for use in a silicon-on-insulator substrate. In certain embodiments, the surface roughness of the detached film has features that are less than about 60 nm, or less than about 40 nm, or less than about 20 nm. Accordingly, the present invention provides thin silicon films which can be smoother and more uniform than pre-existing techniques.
  • In a specific embodiment, the energy source can be a fluid jet that is pressurized (e.g., compressional) according to an embodiment of the present invention. FIG. 12A shows a simplified cross-sectional view diagram of a fluid jet from a fluid nozzle 608 used to perform the controlled cleaving process according to an embodiment of the present invention. The fluid jet 607 (or liquid jet or gas jet) impinges on an edge region of substrate 10 to initiate the controlled cleaving process. The fluid jet from a compressed or pressurized fluid source is directed to a region at the selected depth 603 to cleave a thickness of material region 12 from substrate 10 using force, e.g., mechanical, chemical, thermal. As shown, the fluid jet separates substrate 10 into two regions, including region 609 and region 611 that separate from each other at selected depth 603. The fluid jet can also be adjusted to initiate and maintain the controlled cleaving process to separate material 12 from substrate 10. Depending upon the application, the fluid jet can be adjusted in direction, location, and magnitude to achieve the desired controlled cleaving process. The fluid jet can be a liquid jet or a gas jet or a combination of liquid and gas. The fluid jet can separate a thin film from the substrate at ambient (i.e. room) temperature, but the substrate and/or jet can also be heated or cooled to facilitate the separation process.
  • In a preferred embodiment, the energy source can be a compressional source such as, for example, compressed fluid that is static. FIG. 12B shows a simplified cross-sectional view diagram of a compressed fluid source 607 according to an embodiment of the present invention. The compressed fluid source 607 (e.g., pressurized liquid, pressurized gas) is applied to a sealed chamber 621, which surrounds a periphery or edge of the substrate 10. As shown, the chamber is enclosed by device 623, which is sealed by, for example, O-rings 625 or the like, and which surrounds the outer edge of the substrate. The chamber has a pressure maintained at PC that is applied to the edge region of substrate 10 to initiate the controlled cleaving process at the selected depth of implanted material. The outer surface or face of the substrate is maintained at pressure PA which can be ambient pressure e.g., 1 atmosphere or less. A pressure differential exists between the pressure in the chamber, which is higher, and the ambient pressure. The pressure difference applies force to the implanted region at the selected depth 603. The implanted region at the selected depth is structurally weaker than surrounding regions, including any bonded regions. Force is applied via the pressure differential until the controlled cleaving process is initiated. The controlled cleaving process separates the thickness of material 609 from substrate material 611 to split the thickness of material from the substrate material at the selected depth. Additionally, pressure PC forces material region 12 to separate by a “prying action” from substrate material 611. During the cleaving process, the pressure in the chamber can also be adjusted to initiate and maintain the controlled cleaving process to separate material 12 from substrate 10. Depending upon the application, the pressure can be adjusted in magnitude to achieve the desired controlled cleaving process. The fluid pressure can be derived from a liquid or a gas or a combination of liquid and gas. Optionally, a mechanical force, as from a pin or blade, may be applied to the edge of the implanted region to initiate the cleaving process, which typically reduces the maximum pressure differential required between the chamber and the ambient.
  • In a preferred embodiment, the present invention is practiced at temperatures that are lower than those used by pre-existing techniques. In particular, the present invention does not require increasing the entire substrate temperature to initiate and sustain the cleaving action as preexisting techniques. In some embodiments for silicon wafers and hydrogen implants, substrate temperature does not exceed about 400° C. during the cleaving process. Alternatively, substrate temperature does not exceed about 350° C. during the cleaving process. Alternatively, substrate temperature is kept substantially below implanting temperatures via a thermal sink, e.g., cooling fluid, cryogenic fluid. Accordingly, the present invention reduces a possibility of unnecessary damage from an excessive release of energy from random cleave fronts, which generally improves surface quality of a detached film(s) and/or the substrate(s). Accordingly, the present invention provides resulting films on substrates at higher overall yields and quality.
  • The above embodiments are described in terms of cleaving a thin film of material from a substrate. The substrate, however, can be disposed on a workpiece such as a stiffener or the like before the controlled cleaving process. The workpiece joins to a top surface or implanted surface of the substrate to provide structural support to the thin film of material during controlled cleaving processes. The workpiece can be joined to the substrate using a variety of bonding or joining techniques, e.g., electro-statics, adhesives, interatomic. Some of these bonding techniques are described herein. The workpiece can be made of a dielectric material (e.g., quartz, glass, sapphire, silicon nitride, silicon dioxide), a conductive material (silicon, silicon carbide, polysilicon, group III/V materials, metal), and plastics (e.g., polyimide-based materials). Of course, the type of workpiece used will depend upon the application.
  • Alternatively, the substrate having the film to be detached can be temporarily disposed on a transfer substrate such as a stiffener or the like before the controlled cleaving process. The transfer substrate joins to a top surface or implanted surface of the substrate having the film to provide structural support to the thin film of material during controlled cleaving processes. The transfer substrate can be temporarily joined to the substrate having the film using a variety of bonding or joining techniques, e.g., electrostatics, adhesives, interatomic. Some of these bonding techniques are described herein. The transfer substrate can be made of a dielectric material (e.g., quartz, glass, sapphire, silicon nitride, silicon dioxide), a conductive material (silicon, silicon carbide, polysilicon, group III/V materials, metal), and plastics (e.g., polyimide-based materials). Of course, the type of transfer substrate used will depend upon the application. Additionally, the transfer substrate can be used to remove the thin film of material from the cleaved substrate after the controlled cleaving process.
  • 2. Silicon-on-Insulator Process
  • A process for fabricating a silicon-on-insulator substrate according to the present invention may be briefly outlined as follows:
      • (1) Provide a donor silicon wafer (which may be coated with a dielectric material);
      • (2) Introduce particles into the silicon wafer to a selected depth to define a thickness of silicon film;
      • (3) Provide a target substrate material (which may be coated with a dielectric material);
      • (4) Bond the donor silicon wafer to the target substrate material by joining the implanted face to the target substrate material;
      • (5) Increase global stress (or energy) of implanted region at selected depth without initiating a cleaving action (optional);
      • (6) Provide stress (or energy) to a selected region of the bonded substrates to initiate a controlled cleaving action at the selected depth;
      • (7) Provide additional energy to the bonded substrates to sustain the controlled cleaving action to free the thickness of silicon film from the silicon wafer (optional);
      • (8) Complete bonding of donor silicon wafer to the target substrate; and
      • (9) Polish a surface of the thickness of silicon film.
  • The above sequence of steps provides a step of initiating a controlled cleaving action using an energy applied to a selected region(s) of a multi-layered substrate structure to form a cleave front(s) according to the present invention. This initiation step begins a cleaving process in a controlled manner by limiting the amount of energy applied to the substrate. Further propagation of the cleaving action can occur by providing additional energy to selected regions of the substrate to sustain the cleaving action, or using the energy from the initiation step to provide for further propagation of the cleaving action. This sequence of steps is merely an example and should not limit the scope of the claims defined herein. Further details with regard to the above sequence of steps are described in below in references to the Figs.
  • FIGS. 14-19 are simplified cross-sectional view diagrams of substrates undergoing a fabrication process for a silicon-on-insulator wafer according to the present invention. The process begins by providing a semiconductor substrate similar to the silicon wafer 2100, as shown by FIG. 14. Substrate or donor includes a material region 2101 to be removed, which is a thin relatively uniform film derived from the substrate material. The silicon wafer includes a top surface 2103, a bottom surface 2105, and a thickness 2107. Material region also includes a thickness (z0), within the thickness 2107 of the silicon wafer. Optionally, a dielectric layer 2102 (e.g., silicon nitride, silicon oxide, silicon oxynitride) overlies the top surface of the substrate. The present process provides a novel technique for removing the material region 2101 using the following sequence of steps for the fabrication of a silicon-on-insulator wafer.
  • Selected energetic particles 2109 implant through the top surface of the silicon wafer to a selected depth, which defines the thickness of the material region, termed the thin film of material. As shown, the particles have a desired concentration 2111 at the selected depth (z0). A variety of techniques can be used to implant the energetic particles into the silicon wafer. These techniques include ion implantation using, for example, beam line ion implantation equipment manufactured from companies such as Applied Materials, Eaton Corporation, Varian, and others. Alternatively, implantation occurs using a plasma immersion ion implantation (“PIII”) technique. Of course, techniques used depend upon the application.
  • Depending upon the application, smaller mass particles are generally selected to reduce a possibility of damage to the material region. That is, smaller mass particles easily travel through the substrate material to the selected depth without substantially damaging the material region that the particles traversed through. For example, the smaller mass particles (or energetic particles) can be almost any charged (e.g., positive or negative) and/or neutral atoms or molecules, or electrons, or the like. In a specific embodiment, the particles can be neutral and/or charged particles including ions of hydrogen and its isotopes, rare gas ions such as helium and its isotopes, and neon. The particles can also be derived from compounds such as gases, e.g., hydrogen gas, water vapor, methane, and other hydrogen compounds, and other light atomic mass particles. Alternatively, the particles can be any combination of the above particles, and/or ions and/or molecular species and/or atomic species.
  • The process uses a step of joining the implanted silicon wafer to a workpiece 2200 or target wafer, as illustrated in FIG. 15. The workpiece may also be a variety of other types of substrates such as those made of a dielectric material (e.g., quartz, glass, silicon nitride, silicon dioxide), a conductive material (silicon, polysilicon, group III/V materials, metal), and plastics (e.g., polyimide-based materials). In the present example, however, the workpiece is a silicon wafer.
  • In a specific embodiment, the silicon wafers are joined or fused together using a low temperature thermal step. The low temperature thermal process generally ensures that the implanted particles do not place excessive stress on the material region, which can produce an uncontrolled cleave action. In one aspect, the low temperature bonding process occurs by a self-bonding process. In particular, one wafer is stripped to remove oxidation therefrom (or one wafer is not oxidized). A cleaning solution treats the surface of the wafer to form O—H bonds on the wafer surface. An example of a solution used to clean the wafer is a mixture of H2O2—H2SO4. A dryer dries the wafer surfaces to remove any residual liquids or particles from the wafer surfaces. Self-bonding occurs by placing a face of the cleaned wafer against the face of an oxidized wafer.
  • Alternatively, a self-bonding process occurs by activating one of the wafer surfaces to be bonded by plasma cleaning. In particular, plasma cleaning activates the wafer surface using a plasma derived from gases such as argon, ammonia, neon, water vapor, and oxygen. The activated wafer surface 2203 is placed against a face of the other wafer, which has a coat of oxidation 2205 thereon. The wafers are in a sandwiched structure having exposed wafer faces. A selected amount of pressure is placed on each exposed face of the wafers to self-bond one wafer to the other.
  • Alternatively, an adhesive disposed on the wafer surfaces is used to bond one wafer onto the other. The adhesive includes an epoxy, polyimide-type materials, and the like. Spin-on-glass layers can be used to bond one wafer surface onto the face of another. These spin-on-glass (“SOG”) materials include, among others, siloxanes or silicates, which are often mixed with alcohol-based solvents or the like. SOG can be a desirable material because of the low temperatures (e.g., 150 to 250° C.) often needed to cure the SOG after it is applied to surfaces of the wafers.
  • Alternatively, a variety of other low temperature techniques can be used to join the donor wafer to the target wafer. For instance, an electro-static bonding technique can be used to join the two wafers together. In particular, one or both wafer surface(s) is charged to attract to the other wafer surface. Additionally, the donor wafer can be fused to the target wafer using a variety of commonly known techniques. Of course, the technique used depends upon the application.
  • After bonding the wafers into a sandwiched structure 2300, as shown in FIG. 16, the method includes a controlled cleaving action to remove the substrate material to provide a thin film of substrate material 2101 overlying an insulator 2305 the target silicon wafer 2201. The controlled-cleaving occurs by way of selective energy placement or positioning or targeting 2301, 2303 of energy sources onto the donor and/or target wafers. For instance, an energy impulse(s) can be used to initiate the cleaving action. The impulse (or impulses) is provided using an energy source which include, among others, a mechanical source, a chemical source, a thermal sink or source, and an electrical source.
  • The controlled cleaving action is initiated by way of any of the previously noted techniques and others and is illustrated by way of FIG. 16. For instance, a process for initiating the controlled cleaving action uses a step of providing energy 2301, 2303 to a selected region of the substrate to initiate a controlled cleaving action at the selected depth (z0) in the substrate, whereupon the cleaving action is made using a propagating cleave front to free a portion of the substrate material to be removed from the substrate. In a specific embodiment, the method uses a single impulse to begin the cleaving action, as previously noted. Alternatively, the method uses an initiation impulse, which is followed by another impulse or successive impulses to selected regions of the substrate. Alternatively, the method provides an impulse to initiate a cleaving action which is sustained by a scanned energy along the substrate. Alternatively, energy can be scanned across selected regions of the substrate to initiate and/or sustain the controlled cleaving action.
  • Optionally, an energy or stress of the substrate material is increased toward an energy level necessary to initiate the cleaving action, but not enough to initiate the cleaving action before directing an impulse or multiple successive impulses to the substrate according to the present invention. The global energy state of the substrate can be raised or lowered using a variety of sources such as chemical, mechanical, thermal (sink or source), or electrical, alone or in combination. The chemical source can include particles, fluids, gases, or liquids. These sources can also include chemical reaction to increase stress in the material region. The chemical source is introduced as flood, time-varying, spatially varying, or continuous. In other embodiments, a mechanical source is derived from rotational, translational, compressional, expansional, or ultrasonic energies. The mechanical source can be introduced as flood, time-varying, spatially varying, or continuous. In further embodiments, the electrical source is selected from an applied voltage or an applied electromagnetic field, which is introduced as flood, time-varying, spatially varying, or continuous. In still further embodiments, the thermal source or sink is selected from radiation, convection, or conduction. This thermal source can be selected from, among others, a photon beam, a fluid jet, a liquid jet, a gas jet, an electro/magnetic field, an electron beam, a thermoelectric heating, and a furnace. The thermal sink can be selected from a fluid jet, a liquid jet, a gas jet, a cryogenic fluid, a super-cooled liquid, a thermoelectric cooling means, an electro/magnetic field, and others. Similar to the previous embodiments, the thermal source is applied as flood, time-varying, spatially varying, or continuous. Still further, any of the above embodiments can be combined or even separated, depending upon the application. Of course, the type of source used depends upon the application. As noted, the global source increases a level of energy or stress in the material region without initiating a cleaving action in the material region before providing energy to initiate the controlled cleaving action.
  • In a preferred embodiment, the method maintains a temperature which is below a temperature of introducing the particles into the substrate. In some embodiments, the substrate temperature is maintained between −200 and 450° C. during the step of introducing energy to initiate propagation of the cleaving action. Substrate temperature can also be maintained at a temperature below 400° C. or below 350° C. In preferred embodiments, the method uses a thermal sink to initiate and maintain the cleaving action, which occurs at conditions significantly below room temperature.
  • A final bonding step occurs between the target wafer and thin film of material region according to some embodiments, as illustrated by FIG. 17. In one embodiment, one silicon wafer has an overlying layer of silicon dioxide, which is thermally grown overlying the face before cleaning the thin film of material, as shown in FIG. 15. The silicon dioxide can also be formed using a variety of other techniques, e.g., chemical vapor deposition. The silicon dioxide between the wafer surfaces fuses together thermally in this process.
  • In some embodiments, the oxidized silicon surface from either the target wafer or the thin film of material region (from the donor wafer) are further pressed together and are subjected to an oxidizing ambient 2401. The oxidizing ambient can be in a diffusion furnace for steam oxidation, hydrogen oxidation, or the like. A combination of the pressure and the oxidizing ambient fuses the thin film of silicon material 2101 to the target silicon wafer 2201 together at the oxide surface or interface 2305. These embodiments often require high temperatures (e.g., 700° C.).
  • Alternatively, the two silicon surfaces are further pressed together and subjected to an applied voltage between the two wafers. The applied voltage raises temperature of the wafers to induce a bonding between the wafers. This technique limits the amount of crystal defects introduced into the silicon wafers during the bonding process, since substantially no significant mechanical force is needed to initiate the bonding action between the wafers. Of course, the technique used depends upon the application.
  • After bonding the wafers, silicon-on-insulator has a target substrate with an overlying film of silicon material and a sandwiched oxide layer between the target substrate and the silicon film, as also illustrated in FIG. 15. The detached surface of the film of silicon material is often rough 2404 and needs finishing. Finishing occurs using a combination of grinding and/or polishing techniques. In some embodiments, the detached surface undergoes a step of grinding using, for examples, techniques such as rotating an abrasive material overlying the detached surface to remove any imperfections or surface roughness therefrom. A machine such as a “back grinder” made by a company called Disco may provide this technique.
  • Alternatively, chemical mechanical polishing or planarization (“CMP”) techniques finish the detached surface of the film, as illustrated by FIG. 18. In CMP, a slurry mixture is applied directly to a polishing surface 2501 which is attached to a rotating platen 2503. This slurry mixture can be transferred to the polishing surface by way of an orifice, which is coupled to a slurry source. The slurry is often a solution containing an abrasive and an oxidizer, e.g., H2O2, KIO3, ferric nitrate. The abrasive is often a borosilicate glass, titanium dioxide, titanium nitride, aluminum oxide, aluminum trioxide, iron nitrate, cerium oxide, silicon dioxide (colloidal silica), silicon nitride, silicon carbide, graphite, diamond, and any mixtures thereof. This abrasive is mixed in a solution of deionized water and oxidizer or the like. Preferably, the solution is acidic.
  • This acid solution generally interacts with the silicon material from the wafer during the polishing process. The polishing process preferably uses a poly-urethane polishing pad. An example of this polishing pad is one made by Rodel and sold under the trade name of IC-1000. The polishing pad is rotated at a selected speed. A carrier head which picks up the target wafer having the film applies a selected amount of pressure on the backside of the target wafer such that a selected force is applied to the film. The polishing process removes about a selected amount of film material, which provides a relatively smooth film surface 2601 for subsequent processing, as illustrated by FIG. 18.
  • In certain embodiments, a thin film of oxide 2406 overlies the film of material overlying the target wafer, as illustrated in FIG. 17. The oxide layer forms during the thermal annealing step, which is described above for permanently bonding the film of material to the target wafer. In these embodiments, the finishing process is selectively adjusted to first remove oxide and the film is subsequently polished to complete the process. Of course, the sequence of steps depends upon the particular application.
  • Although the above description is in terms of a silicon wafer, other substrates may also be used. For example, the substrate can be almost any monocrystalline, polycrystalline, or even amorphous type substrate. Additionally, the substrate can be made of III/V materials such as gallium arsenide, gallium nitride (GaN), and others. The multi-layered substrate can also be used according to the present invention. The multi-layered substrate includes a silicon-on-insulator substrate, a variety of sandwiched layers on a semiconductor substrate, and numerous other types of substrates. Additionally, the embodiments above were generally in terms of providing a pulse of energy to initiate a controlled cleaving action. The pulse can be replaced by energy that is scanned across a selected region of the substrate to initiate the controlled cleaving action. Energy can also be scanned across selected regions of the substrate to sustain or maintain the controlled cleaving action. One of ordinary skill in the art would easily recognize a variety of alternatives, modifications, and variations, which can be used according to the present invention.
  • While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.

Claims (25)

1-51. (canceled)
52. A method for transferring a film of material for a photovoltaic application, the method comprising:
providing donor substrate comprising a surface region;
forming a cleave region, using a plurality of particles introduced at an energy of about an MeV, at a selected depth underneath the surface region, the cleave region defining a thickness of material to be removed;
propagating a cleave front using energy to free the thickness of material at the cleave region from the donor substrate.
53. The method of claim 52 wherein the plurality of particles comprise a combination of hydrogen particles and other particles.
54. The method of claim 52 wherein the energy of about an MeV comprises 1 MeV.
55. The method of claim 52 wherein the cleave region comprises one or multiple cleave regions.
56. The method of claim 52 wherein the cleave front is provided using a thermal sink or source.
57. The method of claim 52 wherein the plurality of particles comprises a plurality of first particles and a plurality of second particles.
58. The method of claim 52 wherein the donor substrate comprises silicon.
59. The method of claim 52 wherein the forming of the cleave region comprises implanting the plurality of particles.
60. The method of claim 52 wherein the propagating comprises subjecting the cleave region to thermal energy.
61. The method of claim 52 wherein the plurality of particles comprises a patterned implant.
62. The method of claim 52 wherein the plurality of particles are provided by a method selected from ion implantation, ion shower, or plasma immersion ion implantation.
63. The method of claim 52 wherein the donor substrate is maintained in a susceptor.
64. A method for transferring a film of material for a photovoltaic application, the method comprising:
providing donor substrate comprising a surface region;
forming a cleave region, using a multiple implant process to provide a plurality of particles introduced at an energy of about an MeV, at a selected depth underneath the surface region, the cleave region defining a thickness of material to be removed;
propagating a cleave front using mechanical energy placement to free the thickness of material at the cleave region from the donor substrate.
65. The method of claim 64 wherein the plurality of particles comprise a combination of hydrogen particles and other particles.
66. The method of claim 64 wherein the energy of about the MeV comprises 1 MeV.
67. The method of claim 64 wherein the cleave region comprises one or multiple cleave regions.
68. The method of claim 64 wherein the cleave front is provided using a thermal sink or source.
69. the method of claim 64 wherein the plurality of particles comprises a plurality of first particles and a plurality of second particles.
70. The method of claim 64 wherein the donor substrate comprises silicon.
71. The method of claim 64 wherein the forming of the cleave region comprises implanting the plurality of particles.
72. The method of claim 64 wherein the propagating comprises subjecting the cleave region to thermal energy.
73. The method of claim 64 wherein the plurality of particles comprises a patterned implant.
74. The method of claim 64 wherein the plurality of particles are provided by a method selected from ion implantation, ion shower, or plasma immersion ion implantation.
75. The method of claim 64 wherein the donor substrate is maintained in a susceptor.
US11/627,925 1997-05-12 2007-01-26 Controlled process and resulting device Abandoned US20070122997A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US09/026,034 US6013563A (en) 1997-05-12 1998-02-19 Controlled cleaning process
US10/644,644 US7160790B2 (en) 1997-05-12 2003-08-19 Controlled cleaving process
US11/281,042 US7371660B2 (en) 1997-05-12 2005-11-16 Controlled cleaving process
US11/627,925 US20070122997A1 (en) 1998-02-19 2007-01-26 Controlled process and resulting device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/627,925 US20070122997A1 (en) 1998-02-19 2007-01-26 Controlled process and resulting device
US11/841,970 US7776717B2 (en) 1997-05-12 2007-08-20 Controlled process and resulting device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/281,042 Continuation US7371660B2 (en) 1997-05-12 2005-11-16 Controlled cleaving process

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/841,970 Continuation US7776717B2 (en) 1997-05-12 2007-08-20 Controlled process and resulting device

Publications (1)

Publication Number Publication Date
US20070122997A1 true US20070122997A1 (en) 2007-05-31

Family

ID=38088066

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/627,925 Abandoned US20070122997A1 (en) 1997-05-12 2007-01-26 Controlled process and resulting device
US11/841,970 Expired - Fee Related US7776717B2 (en) 1997-05-12 2007-08-20 Controlled process and resulting device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/841,970 Expired - Fee Related US7776717B2 (en) 1997-05-12 2007-08-20 Controlled process and resulting device

Country Status (1)

Country Link
US (2) US20070122997A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090042356A1 (en) * 2001-08-22 2009-02-12 Semiconductor Energy Laboratory Co., Ltd. Peeling Method and Method of Manufacturing Semiconductor Device
KR20090116660A (en) * 2008-05-07 2009-11-11 실리콘 제너시스 코포레이션 Layer transfer of films utilizing controlled shear region
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
US20110108102A1 (en) * 2009-11-06 2011-05-12 Honeywell International Inc. Solar cell with enhanced efficiency
US20150214098A1 (en) * 2012-09-07 2015-07-30 Soitec Processing for fabrication of a structure with a view to a subsequent sepration

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8835282B2 (en) * 1997-05-12 2014-09-16 Silicon Genesis Corporation Controlled process and resulting device
KR100956711B1 (en) * 2003-12-16 2010-05-06 인터내셔널 비지네스 머신즈 코포레이션 Contoured insulator layer of silicon-on-insulator wafers and process of manufacture
US8741740B2 (en) * 2008-10-02 2014-06-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
KR20180010274A (en) 2015-06-19 2018-01-30 큐맷, 인코포레이티드 Bond and release layer, the transfer process

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5953622A (en) * 1996-11-23 1999-09-14 Hyundai Electronics Industries Co., Ltd. Method for fabricating semiconductor wafers
US5966620A (en) * 1996-11-15 1999-10-12 Canon Kabshiki Kaisha Process for producing semiconductor article
US5976297A (en) * 1993-12-02 1999-11-02 Dai Nippon Printing Co., Ltd. Transparent functional membrane containing functional ultrafine particles, transparent functional film, and process for producing the same
US6100166A (en) * 1996-12-18 2000-08-08 Canon Kabushiki Kaisha Process for producing semiconductor article
US6177322B1 (en) * 1998-10-23 2001-01-23 Advanced Mictro Devices, Inc. High voltage transistor with high gated diode breakdown voltage

Family Cites Families (260)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2614055A (en) 1947-05-12 1952-10-14 Samica Corp Method of treating mica
DE834363C (en) 1951-02-27 1952-03-20 Zentral Werkstatt Goettingen Method and device for producing thin films mica
US3117002A (en) * 1960-02-16 1964-01-07 Ampco Metal Inc Aluminum bronze alloy having improved wear resistance by the addition of cobalt, chromium, and manganese
US3225820A (en) 1962-11-01 1965-12-28 Gen Precision Inc Device for controlling temperature by heat conduction
DE1238105B (en) 1963-07-17 1967-04-06 Siemens Ag A method for manufacturing of pn-UEbergaengen in silicon
US3390033A (en) 1964-08-13 1968-06-25 Rca Corp Method of separating frit sealed parts of an electron tube
US5082793A (en) * 1965-09-28 1992-01-21 Li Chou H Method for making solid state device utilizing ion implantation techniques
US3516855A (en) 1967-05-29 1970-06-23 Ibm Method of depositing conductive ions by utilizing electron beam
US3551213A (en) 1968-09-04 1970-12-29 Bell Telephone Labor Inc Geometrically selective ion bombardment by means of the photoelectric effect
US3786359A (en) * 1969-03-28 1974-01-15 Alpha Ind Inc Ion accelerator and ion species selector
US3900636A (en) 1971-01-21 1975-08-19 Gillette Co Method of treating cutting edges
US3806380A (en) * 1971-03-05 1974-04-23 Hitachi Ltd Method for hardening treatment of aluminum or aluminum-base alloy
GB1392811A (en) 1971-04-07 1975-04-30 Atomic Energy Authority Uk Methods for treating steel to modify the structure thereof
US3770499A (en) 1972-02-28 1973-11-06 Motorola Inc Liquid phase deposition of thin insulating and refractory film on a substrate
US3915757A (en) 1972-08-09 1975-10-28 Niels N Engel Ion plating method and product therefrom
US3913520A (en) 1972-08-14 1975-10-21 Precision Thin Film Corp High vacuum deposition apparatus
US3946334A (en) * 1973-11-14 1976-03-23 Nippon Electric Company, Limited Injection semiconductor laser device
US3993909A (en) 1973-03-16 1976-11-23 U.S. Philips Corporation Substrate holder for etching thin films
US3914655A (en) 1973-06-28 1975-10-21 Ibm High brightness ion source
FR2245779B1 (en) * 1973-09-28 1978-02-10 Cit Alcatel
US3901423A (en) 1973-11-26 1975-08-26 Purdue Research Foundation Method for fracturing crystalline materials
US3964957A (en) 1973-12-19 1976-06-22 Monsanto Company Apparatus for processing semiconductor wafers
US4121334A (en) 1974-12-17 1978-10-24 P. R. Mallory & Co. Inc. Application of field-assisted bonding to the mass production of silicon type pressure transducers
FR2261802B1 (en) 1974-02-21 1978-01-06 Devienne Fernand
NL7404364A (en) 1974-04-01 1975-10-03 Philips Nv Method and device for processing flat objects.
US4170662A (en) 1974-11-05 1979-10-09 Eastman Kodak Company Plasma plating
FR2298880B1 (en) 1975-01-22 1978-02-03 Commissariat Energie Atomique
US3957107A (en) * 1975-02-27 1976-05-18 The United States Of America As Represented By The Secretary Of The Air Force Thermal switch
US4039416A (en) 1975-04-21 1977-08-02 White Gerald W Gasless ion plating
US4116751A (en) 1975-10-08 1978-09-26 Solomon Zaromb Methods and apparatus for producing unsupported monocrystalline films of silicon and of other materials
GB1542299A (en) * 1976-03-23 1979-03-14 Warner Lambert Co Blade shields
US4053335A (en) 1976-04-02 1977-10-11 International Business Machines Corporation Method of gettering using backside polycrystalline silicon
US4216906A (en) 1976-06-21 1980-08-12 Flow Research, Inc. Method of making high velocity liquid jet
US4074139A (en) * 1976-12-27 1978-02-14 Rca Corporation Apparatus and method for maskless ion implantation
US4108751A (en) 1977-06-06 1978-08-22 King William J Ion beam implantation-sputtering
US4139858A (en) * 1977-12-12 1979-02-13 Rca Corporation Solar cell with a gallium nitride electrode
US4237601A (en) 1978-10-13 1980-12-09 Exxon Research & Engineering Co. Method of cleaving semiconductor diode laser wafers
JPS55104057A (en) 1979-02-02 1980-08-09 Hitachi Ltd Ion implantation device
US4255208A (en) * 1979-05-25 1981-03-10 Ramot University Authority For Applied Research And Industrial Development Ltd. Method of producing monocrystalline semiconductor films utilizing an intermediate water dissolvable salt layer
CH640886A5 (en) 1979-08-02 1984-01-31 Balzers Hochvakuum A method of applying hard wear resistant surface coatings on documents.
US4244348A (en) * 1979-09-10 1981-01-13 Atlantic Richfield Company Process for cleaving crystalline materials
FR2475068B1 (en) * 1980-02-01 1986-05-16 Commissariat Energie Atomique semiconductor doping process
FR2506344B2 (en) 1980-02-01 1986-07-11 Commissariat Energie Atomique semiconductor doping process
GB2071411B (en) * 1980-03-07 1983-12-21 Philips Electronic Associated Passivating p-n junction devices
DE3177084D1 (en) * 1980-04-10 1989-09-21 Massachusetts Inst Technology Method of producing sheets of crystalline material
US4342631A (en) 1980-06-16 1982-08-03 Illinois Tool Works Inc. Gasless ion plating process and apparatus
US4471003A (en) 1980-11-25 1984-09-11 Cann Gordon L Magnetoplasmadynamic apparatus and process for the separation and deposition of materials
FR2501727B1 (en) 1981-03-13 1983-06-03 Vide Traitement
JPS5861763A (en) * 1981-10-09 1983-04-12 Hitoshi Mukasa Feel sensor fire fighting apparatus
US4361600A (en) 1981-11-12 1982-11-30 General Electric Company Method of making integrated circuits
US4412868A (en) 1981-12-23 1983-11-01 General Electric Company Method of making integrated circuits utilizing ion implantation and selective epitaxial growth
FR2519437B1 (en) 1982-01-04 1984-04-06 Commissariat Energie Atomique
US4486247A (en) 1982-06-21 1984-12-04 Westinghouse Electric Corp. Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof
FR2529383B1 (en) 1982-06-24 1985-05-10 Commissariat Energie Atomique
US4554570A (en) 1982-06-24 1985-11-19 Rca Corporation Vertically integrated IGFET device
FR2537768B1 (en) 1982-12-08 1985-02-08 Commissariat Energie Atomique
FR2537777B1 (en) 1982-12-10 1985-03-08 Commissariat Energie Atomique
US4500563A (en) * 1982-12-15 1985-02-19 Pacific Western Systems, Inc. Independently variably controlled pulsed R.F. plasma chemical vapor processing
DE3246480C2 (en) 1982-12-15 1989-05-24 Wacker-Chemitronic Gesellschaft Fuer Elektronik-Grundstoffe Mbh, 8263 Burghausen, De
US4468309A (en) 1983-04-22 1984-08-28 White Engineering Corporation Method for resisting galling
GB2144343A (en) * 1983-08-02 1985-03-06 Standard Telephones Cables Ltd Optical fibre manufacture
US4567505A (en) * 1983-10-27 1986-01-28 The Board Of Trustees Of The Leland Stanford Junior University Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like
FR2560426A1 (en) 1984-02-28 1985-08-30 Commissariat Energie Atomique An apparatus for producing ions of a given species, separate use for other ions, a selection in energy, application ion implantation
GB2155024A (en) 1984-03-03 1985-09-18 Standard Telephones Cables Ltd Surface treatment of plastics materials
FR2563377B1 (en) 1984-04-19 1987-01-23 Commissariat Energie Atomique Process for manufacturing an insulating layer buried in a semiconductor substrate by ion implantation
JPH0475655B2 (en) * 1984-07-13 1992-12-01 Tokyo Shibaura Electric Co
FR2575601B1 (en) 1984-12-27 1987-01-30 Commissariat Energie Atomique Method and device for determination of electrical parameters of a semiconductor layer as a function of depth
US4566403A (en) * 1985-01-30 1986-01-28 Sovonics Solar Systems Apparatus for microwave glow discharge deposition
NL8501773A (en) * 1985-06-20 1987-01-16 Philips Nv A process for the manufacture of semiconductor devices.
US4706377A (en) 1986-01-30 1987-11-17 United Technologies Corporation Passivation of gallium arsenide by nitrogen implantation
JPH0469814B2 (en) 1986-03-07 1992-11-09 Tokyo Shibaura Electric Co
JPS62219636A (en) 1986-03-20 1987-09-26 Hitachi Ltd Semiconductor device
US4837172A (en) 1986-07-18 1989-06-06 Matsushita Electric Industrial Co., Ltd. Method for removing impurities existing in semiconductor substrate
US4717683A (en) * 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US4764394A (en) 1987-01-20 1988-08-16 Wisconsin Alumni Research Foundation Method and apparatus for plasma source ion implantation
US4847792A (en) 1987-05-04 1989-07-11 Texas Instruments Incorporated Process and apparatus for detecting aberrations in production process operations
US4906594A (en) * 1987-06-12 1990-03-06 Agency Of Industrial Science And Technology Surface smoothing method and method of forming SOI substrate using the surface smoothing method
EP0296804B1 (en) 1987-06-24 1994-03-30 Advanced Semiconductor Materials America, Inc. Process for epitaxial deposition of silicone
US4846928A (en) 1987-08-04 1989-07-11 Texas Instruments, Incorporated Process and apparatus for detecting aberrations in production process operations
US4887005A (en) 1987-09-15 1989-12-12 Rough J Kirkwood H Multiple electrode plasma reactor power distribution system
US5015353A (en) * 1987-09-30 1991-05-14 The United States Of America As Represented By The Secretary Of The Navy Method for producing substoichiometric silicon nitride of preselected proportions
GB8725497D0 (en) 1987-10-30 1987-12-02 Atomic Energy Authority Uk Isolation of silicon
DE3803424C2 (en) * 1988-02-05 1995-05-18 Gsf Forschungszentrum Umwelt A method for quantitative analysis of solid samples tiefendifferentiellen
JP2666945B2 (en) 1988-02-08 1997-10-22 株式会社東芝 A method of manufacturing a semiconductor device
US4894709A (en) * 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US4883561A (en) 1988-03-29 1989-11-28 Bell Communications Research, Inc. Lift-off and subsequent bonding of epitaxial films
US4853250A (en) 1988-05-11 1989-08-01 Universite De Sherbrooke Process of depositing particulate material on a substrate
JP2670623B2 (en) 1988-09-19 1997-10-29 アネルバ株式会社 Microwave plasma processing apparatus
US4952273A (en) 1988-09-21 1990-08-28 Microscience, Inc. Plasma generation in electron cyclotron resonance
US4996077A (en) * 1988-10-07 1991-02-26 Texas Instruments Incorporated Distributed ECR remote plasma processing and apparatus
US4891329A (en) * 1988-11-29 1990-01-02 University Of North Carolina Method of forming a nonsilicon semiconductor on insulator structure
US5202095A (en) * 1988-12-27 1993-04-13 Matsushita Electric Industrial Co., Ltd. Microwave plasma processor
GB8905075D0 (en) 1989-03-06 1989-04-19 Nordiko Ltd Electrode assembly and apparatus
US5203960A (en) * 1989-03-09 1993-04-20 Applied Microwave Plasma Concepts, Inc. Method of operation of electron cyclotron resonance plasma source
US5370765A (en) 1989-03-09 1994-12-06 Applied Microwave Plasma Concepts, Inc. Electron cyclotron resonance plasma source and method of operation
US5133826A (en) 1989-03-09 1992-07-28 Applied Microwave Plasma Concepts, Inc. Electron cyclotron resonance plasma source
US5196355A (en) * 1989-04-24 1993-03-23 Ibis Technology Corporation Simox materials through energy variation
US4948458A (en) 1989-08-14 1990-08-14 Lam Research Corporation Method and apparatus for producing magnetically-coupled planar plasma
US5034343A (en) 1990-03-08 1991-07-23 Harris Corporation Manufacturing ultra-thin wafer using a handle wafer
US5070040A (en) 1990-03-09 1991-12-03 University Of Colorado Foundation, Inc. Method and apparatus for semiconductor circuit chip cooling
US5141878A (en) 1990-04-02 1992-08-25 At&T Bell Laboratories Silicon photodiode for monolithic integrated circuits and method for making same
JP2575545B2 (en) 1990-07-05 1997-01-29 株式会社東芝 A method of manufacturing a semiconductor device
US5198371A (en) * 1990-09-24 1993-03-30 Biota Corp. Method of making silicon material with enhanced surface mobility by hydrogen ion implantation
US5102821A (en) * 1990-12-20 1992-04-07 Texas Instruments Incorporated SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
US5258325A (en) 1990-12-31 1993-11-02 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
US5528397A (en) 1991-12-03 1996-06-18 Kopin Corporation Single crystal silicon transistors for display panels
US5258320A (en) 1990-12-31 1993-11-02 Kopin Corporation Single crystal silicon arrayed devices for display panels
US5444557A (en) 1990-12-31 1995-08-22 Kopin Corporation Single crystal silicon arrayed devices for projection displays
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5317436A (en) 1990-12-31 1994-05-31 Kopin Corporation A slide assembly for projector with active matrix moveably mounted to housing
US5362671A (en) 1990-12-31 1994-11-08 Kopin Corporation Method of fabricating single crystal silicon arrayed devices for display panels
US5475514A (en) 1990-12-31 1995-12-12 Kopin Corporation Transferred single crystal arrayed devices including a light shield for projection displays
US5256562A (en) 1990-12-31 1993-10-26 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
DE4100526A1 (en) * 1991-01-10 1992-07-16 Wacker Chemitronic Apparatus and method for automatic separation of stacked disks
CA2060956C (en) * 1991-02-12 2000-04-11 Jesse N. Matossian Evaluation of the extent of wear of articles
JPH04266047A (en) * 1991-02-20 1992-09-22 Fujitsu Ltd Soi type semiconductor device and preparation thereof equivalent to production of a buried layer
US5110748A (en) * 1991-03-28 1992-05-05 Honeywell Inc. Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display
JPH0817166B2 (en) 1991-04-27 1996-02-21 信越半導体株式会社 Method and apparatus for manufacturing a ultra-thin film soi substrate
DE4114108C1 (en) 1991-04-30 1991-12-19 Schott Glaswerke, 6500 Mainz, De
JPH04359518A (en) 1991-06-06 1992-12-11 Nec Corp Manufacture of semiconductor device
JPH04365377A (en) 1991-06-13 1992-12-17 Agency Of Ind Science & Technol Semiconductor device
JPH05308107A (en) 1991-07-01 1993-11-19 Sumitomo Electric Ind Ltd Semiconductor device and its manufacture
KR0156011B1 (en) 1991-08-12 1998-12-01 이노우에 아키라 Plasma treating apparatus and method thereof
FR2681472B1 (en) 1991-09-18 1993-10-29 Commissariat A Energie Atomique Method for manufacturing thin films of semiconductor material.
US5234529A (en) 1991-10-10 1993-08-10 Johnson Wayne L Plasma generating apparatus employing capacitive shielding and process for using such apparatus
JP2726583B2 (en) 1991-11-18 1998-03-11 三菱マテリアルシリコン株式会社 A semiconductor substrate
US5198071A (en) * 1991-11-25 1993-03-30 Applied Materials, Inc. Process for inhibiting slip and microcracking while forming epitaxial layer on semiconductor wafer
US5827751A (en) 1991-12-06 1998-10-27 Picogiga Societe Anonyme Method of making semiconductor components, in particular on GaAs of InP, with the substrate being recovered chemically
JP2901031B2 (en) 1992-01-30 1999-06-02 キヤノン株式会社 The semiconductor substrate and a manufacturing method thereof
DE69334324D1 (en) 1992-01-30 2010-05-06 Canon Kk Production method for semiconductor substrate
JP2910001B2 (en) 1992-01-30 1999-06-23 キヤノン株式会社 The semiconductor substrate and a manufacturing method thereof
JP3261685B2 (en) * 1992-01-31 2002-03-04 キヤノン株式会社 The semiconductor device substrate and a manufacturing method thereof
US5372952A (en) 1992-04-03 1994-12-13 National Semiconductor Corporation Method for forming isolated semiconductor structures
US5269880A (en) 1992-04-03 1993-12-14 Northern Telecom Limited Tapering sidewalls of via holes
US5213986A (en) * 1992-04-10 1993-05-25 North American Philips Corporation Process for making thin film silicon-on-insulator wafers employing wafer bonding and wafer thinning
US5226967A (en) 1992-05-14 1993-07-13 Lam Research Corporation Plasma apparatus including dielectric window for inducing a uniform electric field in a plasma chamber
US5363603A (en) 1992-06-22 1994-11-15 Alliant Techsystems, Inc. Abrasive fluid jet cutting compositon and method
US5273610A (en) 1992-06-23 1993-12-28 Association Institutions For Material Sciences, Inc. Apparatus and method for determining power in plasma processing
US5252178A (en) 1992-06-24 1993-10-12 Texas Instruments Incorporated Multi-zone plasma processing method and apparatus
JP2560178B2 (en) * 1992-06-29 1996-12-04 九州電子金属株式会社 A method of manufacturing a semiconductor wafer
US5404079A (en) * 1992-08-13 1995-04-04 Matsushita Electric Industrial Co., Ltd. Plasma generating apparatus
US5304509A (en) * 1992-08-24 1994-04-19 Midwest Research Institute Back-side hydrogenation technique for defect passivation in silicon solar cells
JP3192000B2 (en) 1992-08-25 2001-07-23 キヤノン株式会社 Semiconductor substrate and a manufacturing method thereof
US5387555A (en) 1992-09-03 1995-02-07 Harris Corporation Bonded wafer processing with metal silicidation
JP3266163B2 (en) 1992-10-14 2002-03-18 東京応化工業株式会社 The plasma processing apparatus
US5346578A (en) * 1992-11-04 1994-09-13 Novellus Systems, Inc. Induction plasma source
JPH06232141A (en) * 1992-12-07 1994-08-19 Sony Corp Manufacture of semiconductor substrate and solid-state image pick up device
US5234535A (en) 1992-12-10 1993-08-10 International Business Machines Corporation Method of producing a thin silicon-on-insulator layer
US5372985A (en) * 1993-02-09 1994-12-13 Minnesota Mining And Manufacturing Company Thermal transfer systems having delaminating coatings
US5409563A (en) * 1993-02-26 1995-04-25 Micron Technology, Inc. Method for etching high aspect ratio features
US5487785A (en) * 1993-03-26 1996-01-30 Tokyo Electron Kabushiki Kaisha Plasma treatment apparatus
US5354381A (en) 1993-05-07 1994-10-11 Varian Associates, Inc. Plasma immersion ion implantation (PI3) apparatus
JP2856030B2 (en) 1993-06-29 1999-02-10 信越半導体株式会社 Method of manufacturing a bond wafer
US5344524A (en) 1993-06-30 1994-09-06 Honeywell Inc. SOI substrate fabrication
US5413679A (en) 1993-06-30 1995-05-09 The United States Of America As Represented By The Secretary Of The Navy Method of producing a silicon membrane using a silicon alloy etch stop layer
FR2707401B1 (en) 1993-07-09 1995-08-11 Menigaux Louis A method of manufacturing a structure including an optical guide to a cleaved optical fiber holder for an optical fiber coupling and guide structure obtained.
JP2786081B2 (en) 1993-07-27 1998-08-13 日本電気株式会社 Soi board
US5443431A (en) 1993-10-13 1995-08-22 Zexel-Gleason Usa, Inc. Differential with friction-enhancing wedge
US5840590A (en) 1993-12-01 1998-11-24 Sandia Corporation Impurity gettering in silicon using cavities formed by helium implantation and annealing
US5459016A (en) 1993-12-16 1995-10-17 Minnesota Mining And Manufacturing Company Nanostructured thermal transfer donor element
FR2714524B1 (en) * 1993-12-23 1996-01-26 Commissariat Energie Atomique Process for producing a relief structure on a substrate of semiconductor material.
US5403434A (en) * 1994-01-06 1995-04-04 Texas Instruments Incorporated Low-temperature in-situ dry cleaning process for semiconductor wafer
US5476691A (en) 1994-01-21 1995-12-19 International Business Machines, Inc. Surface treatment of magnetic recording heads
FR2715503B1 (en) 1994-01-26 1996-04-05 Commissariat Energie Atomique Substrate for integrated components comprising a thin layer and its production method.
FR2715501B1 (en) 1994-01-26 1996-04-05 Commissariat Energie Atomique A process for depositing semiconductor blades on a support.
FR2715502B1 (en) 1994-01-26 1996-04-05 Commissariat Energie Atomique Structure having cavities and method of making such a structure.
US5558718A (en) 1994-04-08 1996-09-24 The Regents, University Of California Pulsed source ion implantation apparatus and method
US5480842A (en) * 1994-04-11 1996-01-02 At&T Corp. Method for fabricating thin, strong, and flexible die for smart cards
FR2720189B1 (en) 1994-05-18 1996-08-30 Commissariat Energie Atomique A method of making a low dislocation density structure comprising a buried oxide layer in a semiconductor substrate.
US5411592A (en) * 1994-06-06 1995-05-02 Ovonic Battery Company, Inc. Apparatus for deposition of thin-film, solid state batteries
JP3397903B2 (en) 1994-08-23 2003-04-21 新日本製鐵株式会社 Method of manufacturing a nonvolatile semiconductor memory device
FR2725074B1 (en) * 1994-09-22 1996-12-20 Commissariat Energie Atomique Process for manufacturing a structure comprising a thin semiconductor layer on a substrate
JP3265493B2 (en) * 1994-11-24 2002-03-11 ソニー株式会社 Soi substrate manufacturing method of
AUPM982294A0 (en) 1994-12-02 1995-01-05 Pacific Solar Pty Limited Method of manufacturing a multilayer solar cell
US5504328A (en) * 1994-12-09 1996-04-02 Sematech, Inc. Endpoint detection utilizing ultraviolet mass spectrometry
US5611855A (en) * 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US6107213A (en) 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
JP3381443B2 (en) * 1995-02-02 2003-02-24 ソニー株式会社 Method of separating the semiconductor layer from the substrate, a manufacturing method and a soi method of manufacturing a substrate of a semiconductor device
KR100200973B1 (en) 1995-03-20 1999-06-15 후지이 아키히로 Inclined surface silicon wafer and its surface structure forming method
TW448584B (en) 1995-03-27 2001-08-01 Semiconductor Energy Lab Semiconductor device and a method of manufacturing the same
JPH08271880A (en) 1995-04-03 1996-10-18 Toshiba Corp Light shielding film, liquid crystal display device and material for forming light shielding film
US5603779A (en) * 1995-05-17 1997-02-18 Harris Corporation Bonded wafer and method of fabrication thereof
US5653811A (en) 1995-07-19 1997-08-05 Chan; Chung System for the plasma treatment of large area substrates
US5863831A (en) 1995-08-14 1999-01-26 Advanced Materials Engineering Research, Inc. Process for fabricating semiconductor device with shallow p-type regions using dopant compounds containing elements of high solid solubility
JP2701803B2 (en) 1995-08-28 1998-01-21 日本電気株式会社 A method of manufacturing a semiconductor device
FR2738671B1 (en) * 1995-09-13 1997-10-10 Commissariat Energie Atomique thin film manufacturing a semiconductor material Method
JP3352340B2 (en) 1995-10-06 2002-12-03 キヤノン株式会社 Semiconductor substrate and a method of manufacturing the same
DE19538634C2 (en) 1995-10-17 1997-09-04 Itt Ind Gmbh Deutsche A method of separating electronic elements from a semiconductor wafer
KR0165467B1 (en) 1995-10-31 1999-02-01 김광호 Wafer debonder and wafer debonding method using the wafer debonder
JP2725660B2 (en) * 1995-11-29 1998-03-11 住友電気工業株式会社 Dresser for single crystal diamond chip and diamond dresser
US5869405A (en) * 1996-01-03 1999-02-09 Micron Technology, Inc. In situ rapid thermal etch and rapid thermal oxidation
US6004868A (en) 1996-01-17 1999-12-21 Micron Technology, Inc. Method for CMOS well drive in a non-inert ambient
JPH09263500A (en) * 1996-01-22 1997-10-07 Komatsu Electron Metals Co Ltd Jig for stripping stuck soi wafer
FR2744285B1 (en) 1996-01-25 1998-03-06 Commissariat Energie Atomique Method transfer of a thin layer from an initial substrate to a final substrate
JP3293736B2 (en) * 1996-02-28 2002-06-17 キヤノン株式会社 A manufacturing method and a bonded substrate of the semiconductor substrate
FR2748850B1 (en) * 1996-05-15 1998-07-24 Commissariat Energie Atomique Process for the realization of a thin film of solid material and applications of such process
FR2748851B1 (en) 1996-05-15 1998-08-07 Commissariat Energie Atomique A method of making a thin layer of semiconductor material
US5793913A (en) 1996-07-10 1998-08-11 Northern Telecom Limited Method for the hybrid integration of discrete elements on a semiconductor substrate
US5710057A (en) * 1996-07-12 1998-01-20 Kenney; Donald M. SOI fabrication method
FR2752332B1 (en) 1996-08-12 1998-09-11 Commissariat Energie Atomique A abruption pads and method of implementation of this device
KR100500520B1 (en) * 1996-08-27 2005-07-12 세이코 엡슨 가부시키가이샤 A transferring method and a method for manufacturing an active matrix substrate
US5753560A (en) 1996-10-31 1998-05-19 Motorola, Inc. Method for fabricating a semiconductor device using lateral gettering
US5841931A (en) 1996-11-26 1998-11-24 Massachusetts Institute Of Technology Methods of forming polycrystalline semiconductor waveguides for optoelectronic integrated circuits, and devices formed thereby
CA2233115C (en) 1997-03-27 2002-03-12 Canon Kabushiki Kaisha Semiconductor substrate and method of manufacturing the same
FR2761523B1 (en) 1997-03-28 1999-06-04 Pixtech Sa Installation spacers in a flat display screen
JPH10275905A (en) 1997-03-31 1998-10-13 Mitsubishi Electric Corp Silicon wafer manufacturing method and silicon wafer
US6191007B1 (en) * 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
US5906951A (en) 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
US6251754B1 (en) 1997-05-09 2001-06-26 Denso Corporation Semiconductor substrate manufacturing method
US6033974A (en) 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
US5994207A (en) * 1997-05-12 1999-11-30 Silicon Genesis Corporation Controlled cleavage process using pressurized fluid
US6027988A (en) * 1997-05-28 2000-02-22 The Regents Of The University Of California Method of separating films from bulk substrates by plasma immersion ion implantation
US6150239A (en) 1997-05-31 2000-11-21 Max Planck Society Method for the transfer of thin layers monocrystalline material onto a desirable substrate
US5877070A (en) * 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
US5968279A (en) 1997-06-13 1999-10-19 Mattson Technology, Inc. Method of cleaning wafer substrates
EP1016129B2 (en) 1997-06-24 2009-06-10 Massachusetts Institute Of Technology Controlling threading dislocation densities using graded layers and planarization
JP3292101B2 (en) 1997-07-18 2002-06-17 信越半導体株式会社 How smoothing of the silicon single crystal substrate surface
US6103599A (en) 1997-07-25 2000-08-15 Silicon Genesis Corporation Planarizing technique for multilayered substrates
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
JP3324469B2 (en) 1997-09-26 2002-09-17 信越半導体株式会社 soi wafer produced by the production method and the method of Soi wafer
US5920764A (en) 1997-09-30 1999-07-06 International Business Machines Corporation Process for restoring rejected wafers in line for reuse as new
JPH11195775A (en) * 1997-12-26 1999-07-21 Sony Corp Semiconductor substrate, thin-film semiconductor element, manufacture thereof, and anodizing device
US6171982B1 (en) * 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
FR2773261B1 (en) 1997-12-30 2000-01-28 Commissariat Energie Atomique Method for transferring a thin film having a step of creating inclusions
JPH11204771A (en) * 1998-01-07 1999-07-30 Sony Corp Manufacture of semiconductor substrate and solid state imaging device
US6274464B2 (en) 1998-02-06 2001-08-14 Texas Instruments Incorporated Epitaxial cleaning process using HCL and N-type dopant gas to reduce defect density and auto doping effects
US6120597A (en) 1998-02-17 2000-09-19 The Trustees Of Columbia University In The City Of New York Crystal ion-slicing of single-crystal films
US6083324A (en) 1998-02-19 2000-07-04 Silicon Genesis Corporation Gettering technique for silicon-on-insulator wafers
US5909627A (en) 1998-05-18 1999-06-01 Philips Electronics North America Corporation Process for production of thin layers of semiconductor material
US6291326B1 (en) * 1998-06-23 2001-09-18 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
JP3358550B2 (en) 1998-07-07 2002-12-24 信越半導体株式会社 soi wafer produced by the production method and the method of Soi wafer
DE69930700T2 (en) * 1998-09-04 2006-11-09 Canon K.K. Semiconductor substrate and process for its preparation
US6534381B2 (en) * 1999-01-08 2003-03-18 Silicon Genesis Corporation Method for fabricating multi-layered substrates
US6287941B1 (en) 1999-04-21 2001-09-11 Silicon Genesis Corporation Surface finishing of SOI substrates using an EPI process
US6204151B1 (en) * 1999-04-21 2001-03-20 Silicon Genesis Corporation Smoothing method for cleaved films made using thermal treatment
US6171965B1 (en) * 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6452091B1 (en) 1999-07-14 2002-09-17 Canon Kabushiki Kaisha Method of producing thin-film single-crystal device, solar cell module and method of producing the same
US6263941B1 (en) * 1999-08-10 2001-07-24 Silicon Genesis Corporation Nozzle for cleaving substrates
US6489241B1 (en) 1999-09-17 2002-12-03 Applied Materials, Inc. Apparatus and method for surface finishing a silicon film
US6455397B1 (en) 1999-11-16 2002-09-24 Rona E. Belford Method of producing strained microelectronic and/or optical integrated and discrete devices
WO2001054175A1 (en) * 2000-01-20 2001-07-26 Amberwave Systems Corporation Low threading dislocation density relaxed mismatched epilayers without high temperature growth
FR2804247B1 (en) 2000-01-21 2002-04-12 St Microelectronics Sa A method of making a bipolar transistor extrinsic base and emitter self-aligned
FR2807074B1 (en) 2000-04-03 2002-12-06 Soitec Silicon On Insulator Method and substrate manufacturing apparatus
US6376806B2 (en) * 2000-05-09 2002-04-23 Woo Sik Yoo Flash anneal
FR2809867B1 (en) * 2000-05-30 2003-10-24 Commissariat Energie Atomique Brittle substrate and method of manufacturing such a substrate
US6563152B2 (en) 2000-12-29 2003-05-13 Intel Corporation Technique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel
US6723661B2 (en) * 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6743495B2 (en) 2001-03-30 2004-06-01 Memc Electronic Materials, Inc. Thermal annealing process for producing silicon wafers with improved surface characteristics
CA2482258A1 (en) * 2001-04-17 2002-10-24 California Institute Of Technology A method of using a germanium layer transfer to si for photovoltaic applications and heterostructure made thereby
US6956268B2 (en) 2001-05-18 2005-10-18 Reveo, Inc. MEMS and method of manufacturing MEMS
US6514836B2 (en) * 2001-06-04 2003-02-04 Rona Elizabeth Belford Methods of producing strained microelectronic and/or optical integrated and discrete devices
US6723421B2 (en) 2001-10-05 2004-04-20 Energy Conversion Devices, Inc. Semiconductor with coordinatively irregular structures
US6621131B2 (en) 2001-11-01 2003-09-16 Intel Corporation Semiconductor transistor having a stressed channel
US7226504B2 (en) 2002-01-31 2007-06-05 Sharp Laboratories Of America, Inc. Method to form thick relaxed SiGe layer with trench structure
US7335545B2 (en) * 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
FR2842650B1 (en) * 2002-07-17 2005-09-02 Soitec Silicon On Insulator Method of fabricating substrates particular for optics, electronics or optoelectronics
US6911376B2 (en) 2003-10-01 2005-06-28 Wafermasters Selective heating using flash anneal
US7354815B2 (en) * 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US20050189013A1 (en) 2003-12-23 2005-09-01 Oliver Hartley Process for manufacturing photovoltaic cells
KR101504579B1 (en) * 2004-06-04 2015-03-23 더 보오드 오브 트러스티스 오브 더 유니버시티 오브 일리노이즈 Methods and devices for fabricating and assembling printable semiconductor elements

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5976297A (en) * 1993-12-02 1999-11-02 Dai Nippon Printing Co., Ltd. Transparent functional membrane containing functional ultrafine particles, transparent functional film, and process for producing the same
US5966620A (en) * 1996-11-15 1999-10-12 Canon Kabshiki Kaisha Process for producing semiconductor article
US5953622A (en) * 1996-11-23 1999-09-14 Hyundai Electronics Industries Co., Ltd. Method for fabricating semiconductor wafers
US6100166A (en) * 1996-12-18 2000-08-08 Canon Kabushiki Kaisha Process for producing semiconductor article
US6177322B1 (en) * 1998-10-23 2001-01-23 Advanced Mictro Devices, Inc. High voltage transistor with high gated diode breakdown voltage

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8338198B2 (en) 2001-08-22 2012-12-25 Semiconductor Energy Laboratory Co., Ltd. Method of peeling thin film device and method of manufacturing semiconductor device using peeled thin film device
US9755148B2 (en) 2001-08-22 2017-09-05 Semiconductor Energy Laboratory Co., Ltd. Peeling method and method of manufacturing semiconductor device
US9281403B2 (en) 2001-08-22 2016-03-08 Semiconductor Energy Laboratory Co., Ltd. Peeling method and method of manufacturing semiconductor device
US7825002B2 (en) 2001-08-22 2010-11-02 Semiconductor Energy Laboratory Co., Ltd. Method of peeling thin film device and method of manufacturing semiconductor device using peeled thin film device
US8674364B2 (en) 2001-08-22 2014-03-18 Semiconductor Energy Laboratory Co., Ltd. Peeling method and method of manufacturing semiconductor device
US20090042356A1 (en) * 2001-08-22 2009-02-12 Semiconductor Energy Laboratory Co., Ltd. Peeling Method and Method of Manufacturing Semiconductor Device
US9842994B2 (en) 2001-08-22 2017-12-12 Semiconductor Energy Laboratory Co., Ltd. Peeling method and method of manufacturing semiconductor device
KR101656097B1 (en) * 2008-05-07 2016-09-08 실리콘 제너시스 코포레이션 Layer transfer of films utilizing controlled shear region
KR20090116660A (en) * 2008-05-07 2009-11-11 실리콘 제너시스 코포레이션 Layer transfer of films utilizing controlled shear region
US20090277314A1 (en) * 2008-05-07 2009-11-12 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
US9362439B2 (en) * 2008-05-07 2016-06-07 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
US8389385B2 (en) 2009-02-04 2013-03-05 Micron Technology, Inc. Semiconductor material manufacture
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
US20110108102A1 (en) * 2009-11-06 2011-05-12 Honeywell International Inc. Solar cell with enhanced efficiency
US9607879B2 (en) * 2012-09-07 2017-03-28 Soitec Process for fabrication of a structure with a view to a subsequent separation
US20150214098A1 (en) * 2012-09-07 2015-07-30 Soitec Processing for fabrication of a structure with a view to a subsequent sepration

Also Published As

Publication number Publication date
US20080038901A1 (en) 2008-02-14
US7776717B2 (en) 2010-08-17

Similar Documents

Publication Publication Date Title
JP3697106B2 (en) The method for manufacturing a manufacturing method and a semiconductor thin film of the semiconductor substrate
US6054363A (en) Method of manufacturing semiconductor article
US6881644B2 (en) Smoothing method for cleaved films made using a release layer
US8481409B2 (en) Manufacturing process for a stacked structure comprising a thin layer bonding to a target substrate
US7498245B2 (en) Embrittled substrate and method for making same
KR100362898B1 (en) Method and apparatus for heat-treating an soi substrate and method of preparing an soi substrate by using the same
US7202124B2 (en) Strained gettering layers for semiconductor processes
US20130005122A1 (en) Method for finishing a substrate of the semiconductor-on-insulator type
US8309431B2 (en) Method for self-supported transfer of a fine layer by pulsation after implantation or co-implantation
CN1260781C (en) Method for recycling a substrate
US20050048738A1 (en) Arrangements incorporating laser-induced cleaving
DE60036286T2 (en) Surface treatment of an SOI substrate by an epitaxial growing method
US6306729B1 (en) Semiconductor article and method of manufacturing the same
US6455399B2 (en) Smoothing method for cleaved films made using thermal treatment
EP0938129B1 (en) Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof
JP3500063B2 (en) Silicon wafer to be subjected to the method and reuse reusing the delaminated wafer
US8557679B2 (en) Oxygen plasma conversion process for preparing a surface for bonding
EP1939932A1 (en) A substrate comprising a stressed silicon germanium cleave layer
US6991995B2 (en) Method of producing a semiconductor structure having at least one support substrate and an ultrathin layer
US20050130429A1 (en) Surface treatment for multi-layer wafers formed from layers of materials chosen from among semiconducting materials
US7176108B2 (en) Method of detaching a thin film at moderate temperature after co-implantation
CN100355025C (en) Detachable substrate or detachable structure and method for the production thereof
US7579654B2 (en) Semiconductor on insulator structure made using radiation annealing
US8563402B2 (en) Method and structure for fabricating solar cells using a thick layer transfer process
KR100362311B1 (en) Method and apparatus for etching a semiconductor article and method of preparing a semiconductor article by using the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION