US20070119911A1 - Method of forming a composite standoff on a circuit board - Google Patents

Method of forming a composite standoff on a circuit board Download PDF

Info

Publication number
US20070119911A1
US20070119911A1 US11/287,962 US28796205A US2007119911A1 US 20070119911 A1 US20070119911 A1 US 20070119911A1 US 28796205 A US28796205 A US 28796205A US 2007119911 A1 US2007119911 A1 US 2007119911A1
Authority
US
United States
Prior art keywords
standoff
circuit board
composite
circuit
mounting pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/287,962
Inventor
Su Chan
Binghua Pan
Cheng Cheok
Chih Nah
Robert Schofield
Mahesh Chengalva
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Delphi Technologies Inc
Original Assignee
Delphi Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Delphi Technologies Inc filed Critical Delphi Technologies Inc
Priority to US11/287,962 priority Critical patent/US20070119911A1/en
Assigned to DELPHI TECHNOLOGIES, INC. reassignment DELPHI TECHNOLOGIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SCHOFIELD, ROBERT A., CHENGALVA, MAHESH K., CHAN, SU LIANG, NAH, CHIH KAI, PAN, BINGHUA, CHEOK, CHENG GEK
Priority to EP06077047A priority patent/EP1791406A1/en
Publication of US20070119911A1 publication Critical patent/US20070119911A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09909Special local insulating pattern, e.g. as dam around component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09936Marks, inscriptions, etc. for information
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10727Leadless chip carrier [LCC], e.g. chip-modules for cards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2036Permanent spacer or stand-off in a printed circuit or printed circuit assembly
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • This invention relates to a circuit board having a surface mounted electronic components and more particularly to a method of forming a standoff on the circuit board to space the electronic component from the surface of the circuit board.
  • An electronic component is typically mounted on a circuit board by attaching terminations on the bottom of the electronic component to contact pads on the circuit board by soldering techniques. See for instance U.S. Pat. No. 6,525,628 B1 issued to Andrew P. Ritter et al Feb. 25, 2003. In such a mounting process one or more standoffs may be formed on the circuit board to space the bottom surface of the electronic component from the surface of the circuit board prior to the soldering operation. See for instance, U.S. Pat. No. 5,056,215 entitled “Method of Providing Standoff Pillars”, granted to James A. Blanton Oct. 15, 1991 and U.S. Pat. No. 6,773,957 B2, entitled “Stereographic Method and Apparatus for Fabricating Spacers for Semiconductor Devices and Resulting Structures”, granted to Warren M. Farnworth Aug. 10, 2004.
  • This invention provides a method of forming a precise and controllable standoff on a circuit board while processing the circuit board that does not require any additional process steps. Forming precise and controllable standoffs are particularly important in mounting larger electronic components such as the RC arrays disclosed in the Ritter et al '628 patent because the standoff height can increase the solder joint life expectancy significantly.
  • FIG. 1 is a flow chart for processing a circuit board for surface mounting an electronic component to the circuit board that includes forming a composite standoff according to the method of the invention
  • FIG. 2 is a fragmentary top view of a circuit board having a composite standoff formed by the method of the invention
  • FIG. 3 is a section taken substantially along the line 3 - 3 of FIG. 2 looking in the direction of the arrows;
  • FIG. 4 is a sectional view of an electronic component mounted on the circuit board shown in FIGS. 2 and 3 .
  • a flow chart for processing a circuit board and surface mounting an electronic component on the circuit board is illustrated.
  • a suitable nonconductive substrate typically of plastic material, is coated with a thin layer of conductive material, usually copper or a copper alloy.
  • the thin conductive layer is then masked with a pattern that corresponds to the shapes and locations of desired electrical circuit traces and in this instance, the pattern also includes one or more bases for desired composite standoffs.
  • the unmasked areas of the conductive layer are then etched to leave the desired electrical circuit traces and standoff bases.
  • the mask is then removed from the electrical circuit traces and standoff bases.
  • the electrical circuit traces commonly include contact pads for making electrical connections to electronic components.
  • solder mask is applied to portions of the electrical circuit traces and standoff bases, for example by printing or spray coating the portions of the traces except for the contact pads that need solder.
  • the standoff bases are also covered with the solder mask to build up composite standoffs when the solder mask is applied to portions of the electrical circuit traces.
  • the solder mask forms covers on the standoff bases that preferably completely cover the standoff bases.
  • solder mask Any suitable material known in the art may be used for the solder mask.
  • a suitable material for the solder mask is 77MA that is commercially available material from Vantico. This material is a generally photoimageable, modified epoxy.
  • Legend ink is then printed on the circuit board to identify the various mounting areas for the various electronic components which is a well known processing step.
  • legend ink is also printed on the covers of the composite standoffs to form shims atop the covers that provide a precise height for the composite standoffs. Any suitable legend ink known in the art may be used. Suitable legend inks are commercially available from Taiyo which is a well known company.
  • solder paste is then printed on the unmasked contact pads.
  • the solder paste is preferably applied after the legend ink is applied to the circuit board and the covers of the composite standoffs.
  • An electronic component is then placed on the solder paste atop the contact pads and on the composite standoffs.
  • the solder is then reflowed and solidified to attach the electronic component to the circuit board.
  • FIG. 2 is a fragmentary top view of a circuit board 10 having a composite standoff formed by the method of the invention.
  • FIG. 3 is a section taken substantially along the line 3 - 3 of FIG. 2 looking in the direction of the arrows.
  • circuit board 10 comprises a suitable nonconductive substrate 12 .
  • the circuit board 10 is processed to provide a desired pattern of electrical circuit traces 14 and standoff bases 16 comprising of a thin layer of copper, copper alloy or other suitable conductive material.
  • the electrical circuit traces 14 include contact pads 18 for making electrical connections with electronic components.
  • circuit board 10 has two sets of eight contact pads 18 for making electric electrical connections with two electronic components (not shown).
  • the typical standoff base 16 has a cover 20 of solder mask material.
  • Cover 20 preferably completely covers the standoff base 16 .
  • the cover 20 is formed when the solder mask is applied to portions of the electrical circuit traces 14 (except for the contact pads 18 that need solder) as well as the standoff base 16 .
  • Legend ink is then printed on the circuit board 10 to identify the various mounting areas for various electronic components.
  • the legend “ZRR1” indicated generally at 22 in FIG. 2 is printed near the mounting area on the circuit board 10 for an electronic component as shown by the dashed line 24 .
  • legend ink is also printed on the cover 20 of the standoff to provide a shim 26 that finishes the composite standoff 27 providing a precise and controllable height for the composite standoff 27 .
  • legend ink has a relatively high viscosity in comparison to solder and that the legend ink is applied by a printing process that can be localized. Consequently, the form, shape and height of the shim can be controlled in a precise manner by varying the printing process parameters such as number of prints, emulsion thickness, and curing process. Hence a precise and controllable height is achievable.
  • Solder paste 28 is printed on the contact pads 18 as shown in FIG. 4 .
  • the solder paste is preferably applied to contract pads 18 after the legend ink is applied to the circuit board 10 and the composite standoffs 27 .
  • the legend ink can be applied by the manufacturer of the printed circuit board while the solder paste can be applied at another manufacturing facility, for instance at the manufacturing facility of the printed circuit board customer.
  • An electronic component 30 is then placed on the solder paste 28 atop the contact pads 18 and on the composite standoff 27 that is midway between the contact pads 18 .
  • the solder paste 28 is then reflowed and solidified to attach an electronic component 30 to circuit board 12 as shown in FIG. 4 .
  • the method of the invention forms a composite standoff of precise height for locating the electronic component 30 a precise distance above the circuit board 10 without requiring any additional steps during the processing of the circuit board 10 .
  • composite shim 26 With composite shim 26 , the solder standoff height of electronic components can be increased easily to increase the solder joint life expectancy.
  • the composite standoff 27 is illustrated as having a wavy shim 26 it should be understood that the shim 26 can take many shapes and forms. For instance shim 26 could be a single strip line, a double line or a plurality of staggered dots. Moreover, while the composite standoff 27 is illustrated as a single linear standoff midway between two rows of contact pads 18 , it should be understood, that any number and/or shapes of standoffs can be formed. For instance, the four corner standoffs shown in U.S. Pat. No. 5,056,215 cited above could be formed as composite standoffs by the method of the invention.

Abstract

A composite standoff is formed on a circuit board during the processing of the circuit board while an array of electrical circuit traces including contact pads are formed, portions of the electrical circuit traces are covered by a solder mask, and legend ink is applied to the circuit board for locating electronic components on the circuit board without any need for an additional step.

Description

    FIELD OF THE INVENTION
  • This invention relates to a circuit board having a surface mounted electronic components and more particularly to a method of forming a standoff on the circuit board to space the electronic component from the surface of the circuit board.
  • BACKGROUND OF THE INVENTION
  • An electronic component is typically mounted on a circuit board by attaching terminations on the bottom of the electronic component to contact pads on the circuit board by soldering techniques. See for instance U.S. Pat. No. 6,525,628 B1 issued to Andrew P. Ritter et al Feb. 25, 2003. In such a mounting process one or more standoffs may be formed on the circuit board to space the bottom surface of the electronic component from the surface of the circuit board prior to the soldering operation. See for instance, U.S. Pat. No. 5,056,215 entitled “Method of Providing Standoff Pillars”, granted to James A. Blanton Oct. 15, 1991 and U.S. Pat. No. 6,773,957 B2, entitled “Stereographic Method and Apparatus for Fabricating Spacers for Semiconductor Devices and Resulting Structures”, granted to Warren M. Farnworth Aug. 10, 2004.
  • SUMMARY OF THE INVENTION
  • This invention provides a method of forming a precise and controllable standoff on a circuit board while processing the circuit board that does not require any additional process steps. Forming precise and controllable standoffs are particularly important in mounting larger electronic components such as the RC arrays disclosed in the Ritter et al '628 patent because the standoff height can increase the solder joint life expectancy significantly.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a flow chart for processing a circuit board for surface mounting an electronic component to the circuit board that includes forming a composite standoff according to the method of the invention;
  • FIG. 2 is a fragmentary top view of a circuit board having a composite standoff formed by the method of the invention;
  • FIG. 3 is a section taken substantially along the line 3-3 of FIG. 2 looking in the direction of the arrows; and
  • FIG. 4 is a sectional view of an electronic component mounted on the circuit board shown in FIGS. 2 and 3.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • Referring now to FIG. 1, a flow chart for processing a circuit board and surface mounting an electronic component on the circuit board is illustrated. Briefly, a suitable nonconductive substrate typically of plastic material, is coated with a thin layer of conductive material, usually copper or a copper alloy. The thin conductive layer is then masked with a pattern that corresponds to the shapes and locations of desired electrical circuit traces and in this instance, the pattern also includes one or more bases for desired composite standoffs. The unmasked areas of the conductive layer are then etched to leave the desired electrical circuit traces and standoff bases. The mask is then removed from the electrical circuit traces and standoff bases. At this point it should be noted that the electrical circuit traces commonly include contact pads for making electrical connections to electronic components.
  • Next a solder mask is applied to portions of the electrical circuit traces and standoff bases, for example by printing or spray coating the portions of the traces except for the contact pads that need solder. At this point it should be noted that the standoff bases are also covered with the solder mask to build up composite standoffs when the solder mask is applied to portions of the electrical circuit traces. The solder mask forms covers on the standoff bases that preferably completely cover the standoff bases.
  • Any suitable material known in the art may be used for the solder mask. For example, a suitable material for the solder mask is 77MA that is commercially available material from Vantico. This material is a generally photoimageable, modified epoxy.
  • Legend ink is then printed on the circuit board to identify the various mounting areas for the various electronic components which is a well known processing step. However, at the same time, legend ink is also printed on the covers of the composite standoffs to form shims atop the covers that provide a precise height for the composite standoffs. Any suitable legend ink known in the art may be used. Suitable legend inks are commercially available from Taiyo which is a well known company.
  • Solder paste is then printed on the unmasked contact pads. The solder paste is preferably applied after the legend ink is applied to the circuit board and the covers of the composite standoffs.
  • An electronic component is then placed on the solder paste atop the contact pads and on the composite standoffs. The solder is then reflowed and solidified to attach the electronic component to the circuit board.
  • FIG. 2 is a fragmentary top view of a circuit board 10 having a composite standoff formed by the method of the invention. FIG. 3 is a section taken substantially along the line 3-3 of FIG. 2 looking in the direction of the arrows. As indicated above, circuit board 10 comprises a suitable nonconductive substrate 12. The circuit board 10 is processed to provide a desired pattern of electrical circuit traces 14 and standoff bases 16 comprising of a thin layer of copper, copper alloy or other suitable conductive material. The electrical circuit traces 14 include contact pads 18 for making electrical connections with electronic components. In this particular example, circuit board 10 has two sets of eight contact pads 18 for making electric electrical connections with two electronic components (not shown).
  • As shown in FIGS. 2 and 3, the typical standoff base 16 has a cover 20 of solder mask material. Cover 20 preferably completely covers the standoff base 16. As indicated above, the cover 20 is formed when the solder mask is applied to portions of the electrical circuit traces 14 (except for the contact pads 18 that need solder) as well as the standoff base 16.
  • Legend ink is then printed on the circuit board 10 to identify the various mounting areas for various electronic components. For instance, the legend “ZRR1” indicated generally at 22 in FIG. 2 is printed near the mounting area on the circuit board 10 for an electronic component as shown by the dashed line 24. At the same time, legend ink is also printed on the cover 20 of the standoff to provide a shim 26 that finishes the composite standoff 27 providing a precise and controllable height for the composite standoff 27. It should be noted that legend ink has a relatively high viscosity in comparison to solder and that the legend ink is applied by a printing process that can be localized. Consequently, the form, shape and height of the shim can be controlled in a precise manner by varying the printing process parameters such as number of prints, emulsion thickness, and curing process. Hence a precise and controllable height is achievable.
  • Solder paste 28 is printed on the contact pads 18 as shown in FIG. 4. The solder paste is preferably applied to contract pads 18 after the legend ink is applied to the circuit board 10 and the composite standoffs 27. In this manner, the legend ink can be applied by the manufacturer of the printed circuit board while the solder paste can be applied at another manufacturing facility, for instance at the manufacturing facility of the printed circuit board customer.
  • An electronic component 30 is then placed on the solder paste 28 atop the contact pads 18 and on the composite standoff 27 that is midway between the contact pads 18. The solder paste 28 is then reflowed and solidified to attach an electronic component 30 to circuit board 12 as shown in FIG. 4.
  • Thus the method of the invention forms a composite standoff of precise height for locating the electronic component 30 a precise distance above the circuit board 10 without requiring any additional steps during the processing of the circuit board 10. With composite shim 26, the solder standoff height of electronic components can be increased easily to increase the solder joint life expectancy.
  • While the composite standoff 27 is illustrated as having a wavy shim 26 it should be understood that the shim 26 can take many shapes and forms. For instance shim 26 could be a single strip line, a double line or a plurality of staggered dots. Moreover, while the composite standoff 27 is illustrated as a single linear standoff midway between two rows of contact pads 18, it should be understood, that any number and/or shapes of standoffs can be formed. For instance, the four corner standoffs shown in U.S. Pat. No. 5,056,215 cited above could be formed as composite standoffs by the method of the invention.
  • In other words, it will be readily understood by those persons skilled in the art that the present invention is susceptible of broad utility and application. Many embodiments and adaptations of the present invention other than those described above, as well as many variations, modifications and equivalent arrangements, will be apparent from or reasonably suggested by the present invention and the foregoing description, without departing from the substance or scope of the present invention. Accordingly, while the present invention has been described herein in detail in relation to its preferred embodiment, it is to be understood that this disclosure is only illustrative and exemplary of the present invention and is made merely for purposes of providing a full and enabling disclosure of the invention. The foregoing disclosure is not intended or to be construed to limit the present invention or otherwise to exclude any such other embodiments, adaptations, variations, modifications and equivalent arrangements, the present invention being limited only by the following claims and the equivalents thereof.

Claims (3)

1. A method of forming a composite standoff on a circuit board during the processing of the circuit board comprising:
forming a conductive standoff base while forming electrical circuit traces of the same material in a desired pattern on the circuit board, the conductive standoff base being physically and electrically separate from all of the electrical circuit traces and further being positioned between two component mounting pads of the circuit traces to be bridged by an electrical component physically attached and electrically connected to the two mounting pads,
forming a cover on the conductive standoff base by applying a solder mask to the standoff base while applying a solder mask of the same material to at least a portion of the electrical circuit trace other than the two mounting pads, and
applying legend ink to the cover formed on the standoff base while controlling the amount of legend ink applied to complete a composite standoff having a predetermined standoff height above the circuit board while also applying the legend ink to the circuit board in the form of a visually identifying legend so that the composite standoff is formed to the predetermined standoff height without any need for an additional process step and guarantees the predetermined standoff height above the circuit board for an electrical component electrically connected to the circuit traces by physical attachment to the two mounting pads to bridge the composite standoff.
2.-3. (canceled)
4. A method according to claim 1, further comprising the steps of:
applying solder paste to the two component mounting pads of the circuit trace;
placing an electronic component in a bridging position over the composite standoff with terminals of the electrical component in contact with the solder paste applied to the two component mounting pads; and
reflowing and solidifying the solder paste to retain the electrical component physically attached and electrically connected to the circuit trace and bridging the composite standoff, whereby the electrical component is maintained by the composite standoff at least the predetermined standoff height above the circuit board.
US11/287,962 2005-11-28 2005-11-28 Method of forming a composite standoff on a circuit board Abandoned US20070119911A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/287,962 US20070119911A1 (en) 2005-11-28 2005-11-28 Method of forming a composite standoff on a circuit board
EP06077047A EP1791406A1 (en) 2005-11-28 2006-11-17 Method of forming a composite standoff on a ciruit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/287,962 US20070119911A1 (en) 2005-11-28 2005-11-28 Method of forming a composite standoff on a circuit board

Publications (1)

Publication Number Publication Date
US20070119911A1 true US20070119911A1 (en) 2007-05-31

Family

ID=37686051

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/287,962 Abandoned US20070119911A1 (en) 2005-11-28 2005-11-28 Method of forming a composite standoff on a circuit board

Country Status (2)

Country Link
US (1) US20070119911A1 (en)
EP (1) EP1791406A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090050678A1 (en) * 2007-08-22 2009-02-26 Nihon Dempa Kogyo Co., Ltd. Method for mounting electronic parts
US20140355228A1 (en) * 2013-05-29 2014-12-04 Finisar Corporation Rigid-flexible circuit interconnects
US9633784B2 (en) 2013-10-25 2017-04-25 Murata Manufacturing Co., Ltd. Electronic component
US20210183802A1 (en) * 2017-08-31 2021-06-17 Micron Technology, Inc. Method for Solder Bridging Elimination for Bulk Solder C2S Interconnects

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5444901B2 (en) * 2009-07-10 2014-03-19 富士ゼロックス株式会社 Printed circuit board equipment

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3266125A (en) * 1962-11-13 1966-08-16 Douglas Aircraft Co Inc Method for making electrical circuit modules
US4208005A (en) * 1978-02-08 1980-06-17 Hitachi, Ltd. Method for mounting parts on circuit boards
US4280888A (en) * 1977-10-14 1981-07-28 W. R. Grace & Co. Screen printable, UV curable opaque legend ink composition
US4533455A (en) * 1980-10-14 1985-08-06 Oronzio De Nora Impianti Elettrochimici S.P.A. Bipolar separator plate for electrochemical cells
US4709252A (en) * 1982-07-16 1987-11-24 The United States Of America As Represented By The Administrator, National Aeronautics And Space Administration Integrated photo-responsive metal oxide semiconductor circuit
US4814944A (en) * 1985-08-14 1989-03-21 Omron Tateisi Electronics Co. Mounting structure for surface mounted type component with projection extending down from lower surface thereof and method of mounting a surface mounted type component on a printed circuit board
US5056215A (en) * 1990-12-10 1991-10-15 Delco Electronics Corporation Method of providing standoff pillars
US5133118A (en) * 1991-08-06 1992-07-28 Sheldahl, Inc. Surface mounted components on flex circuits
US5700715A (en) * 1994-06-14 1997-12-23 Lsi Logic Corporation Process for mounting a semiconductor device to a circuit substrate
US5931371A (en) * 1997-01-16 1999-08-03 Ford Motor Company Standoff controlled interconnection
US20020006033A1 (en) * 1999-07-29 2002-01-17 Mahesh K. Chengalva Method of extending life expectancy of surface mount components
US20020146861A1 (en) * 2001-03-28 2002-10-10 International Rectifier Corp. Wafer level insulation underfill for die attach
US6525628B1 (en) * 1999-06-18 2003-02-25 Avx Corporation Surface mount RC array with narrow tab portions on each of the electrode plates
US6754551B1 (en) * 2000-06-29 2004-06-22 Printar Ltd. Jet print apparatus and method for printed circuit board manufacturing
US6773957B2 (en) * 2000-06-08 2004-08-10 Micron Technology, Inc. Stereolithographic method and apparatus for fabricating spacers for semiconductor devices and resulting structures

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05327163A (en) * 1992-05-20 1993-12-10 Fujitsu Ltd Mounting structure of electronic component
JP2001257445A (en) * 2000-03-10 2001-09-21 Mitsubishi Electric Corp Printed wiring board

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3266125A (en) * 1962-11-13 1966-08-16 Douglas Aircraft Co Inc Method for making electrical circuit modules
US4280888A (en) * 1977-10-14 1981-07-28 W. R. Grace & Co. Screen printable, UV curable opaque legend ink composition
US4208005A (en) * 1978-02-08 1980-06-17 Hitachi, Ltd. Method for mounting parts on circuit boards
US4533455A (en) * 1980-10-14 1985-08-06 Oronzio De Nora Impianti Elettrochimici S.P.A. Bipolar separator plate for electrochemical cells
US4709252A (en) * 1982-07-16 1987-11-24 The United States Of America As Represented By The Administrator, National Aeronautics And Space Administration Integrated photo-responsive metal oxide semiconductor circuit
US4814944A (en) * 1985-08-14 1989-03-21 Omron Tateisi Electronics Co. Mounting structure for surface mounted type component with projection extending down from lower surface thereof and method of mounting a surface mounted type component on a printed circuit board
US5056215A (en) * 1990-12-10 1991-10-15 Delco Electronics Corporation Method of providing standoff pillars
US5133118A (en) * 1991-08-06 1992-07-28 Sheldahl, Inc. Surface mounted components on flex circuits
US5700715A (en) * 1994-06-14 1997-12-23 Lsi Logic Corporation Process for mounting a semiconductor device to a circuit substrate
US5931371A (en) * 1997-01-16 1999-08-03 Ford Motor Company Standoff controlled interconnection
US6525628B1 (en) * 1999-06-18 2003-02-25 Avx Corporation Surface mount RC array with narrow tab portions on each of the electrode plates
US20020006033A1 (en) * 1999-07-29 2002-01-17 Mahesh K. Chengalva Method of extending life expectancy of surface mount components
US6445589B2 (en) * 1999-07-29 2002-09-03 Delphi Technologies, Inc. Method of extending life expectancy of surface mount components
US6773957B2 (en) * 2000-06-08 2004-08-10 Micron Technology, Inc. Stereolithographic method and apparatus for fabricating spacers for semiconductor devices and resulting structures
US6754551B1 (en) * 2000-06-29 2004-06-22 Printar Ltd. Jet print apparatus and method for printed circuit board manufacturing
US20020146861A1 (en) * 2001-03-28 2002-10-10 International Rectifier Corp. Wafer level insulation underfill for die attach
US6573122B2 (en) * 2001-03-28 2003-06-03 International Rectifier Corporation Wafer level insulation underfill for die attach

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090050678A1 (en) * 2007-08-22 2009-02-26 Nihon Dempa Kogyo Co., Ltd. Method for mounting electronic parts
US20140355228A1 (en) * 2013-05-29 2014-12-04 Finisar Corporation Rigid-flexible circuit interconnects
US9723725B2 (en) * 2013-05-29 2017-08-01 Finisar Corporation Rigid-flexible circuit interconnects
US9633784B2 (en) 2013-10-25 2017-04-25 Murata Manufacturing Co., Ltd. Electronic component
US20210183802A1 (en) * 2017-08-31 2021-06-17 Micron Technology, Inc. Method for Solder Bridging Elimination for Bulk Solder C2S Interconnects
US11670612B2 (en) * 2017-08-31 2023-06-06 Micron Technology, Inc. Method for solder bridging elimination for bulk solder C2S interconnects

Also Published As

Publication number Publication date
EP1791406A1 (en) 2007-05-30

Similar Documents

Publication Publication Date Title
US4331831A (en) Package for semiconductor integrated circuits
US5406459A (en) Surface mounting module for an electric circuit board
US4836435A (en) Component self alignment
JP2502912B2 (en) Apparatus and method for soldering to fine pitch
US20070119911A1 (en) Method of forming a composite standoff on a circuit board
US6555758B1 (en) Multiple blank for electronic components such as SAW components, and method of building up bumps, solder frames, spacers and the like
US5509599A (en) Method for securing a hybrid circuit on a printed circuit board
CN112703825A (en) Method for producing a circuit board assembly and circuit board assembly
KR100457029B1 (en) Land grid array type semiconductor device and method of mounting the same
EP0245713B1 (en) Solder pads for use on printed circuit boards
JP3118509B2 (en) Chip resistor
US5844308A (en) Integrated circuit anti-bridging leads design
JPH0661609A (en) Circuit board
JP3167968B2 (en) Manufacturing method of chip resistor
JP3447728B2 (en) Chip resistor
JP3353037B2 (en) Chip resistor
US20040119155A1 (en) Metal wiring board and method for manufacturing the same
JP2775718B2 (en) Chip resistor and manufacturing method thereof
JP2866808B2 (en) Manufacturing method of chip resistor
JPH10233485A (en) Composite chip component
KR100287738B1 (en) Surface mounting method for printed circuit board
JP2939425B2 (en) Surface mount type resistor and its manufacturing method
JP2506915Y2 (en) Hybrid integrated circuit module
JP4381657B2 (en) Circuit board and electronic component mounting method
JPH11126701A (en) Chip resistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: DELPHI TECHNOLOGIES, INC., MICHIGAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHAN, SU LIANG;PAN, BINGHUA;CHEOK, CHENG GEK;AND OTHERS;REEL/FRAME:017416/0667;SIGNING DATES FROM 20050711 TO 20051205

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION