US20070117374A1 - Method of forming via recess in underlying conductive line - Google Patents
Method of forming via recess in underlying conductive line Download PDFInfo
- Publication number
- US20070117374A1 US20070117374A1 US11/652,210 US65221007A US2007117374A1 US 20070117374 A1 US20070117374 A1 US 20070117374A1 US 65221007 A US65221007 A US 65221007A US 2007117374 A1 US2007117374 A1 US 2007117374A1
- Authority
- US
- United States
- Prior art keywords
- conductive line
- layer
- angstroms
- recess
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention generally relates to fabricating semiconductor devices. In one aspect it relates more particularly to a method and structure for providing a via recess in an underlying conductive line.
- FIG. 1 is a cross-section view for part of an intermetal dielectric structure 20 of a semiconductor device from the prior art.
- a conductive line 22 is underlying a dielectric layer 24 .
- the conductive line 22 is formed in another dielectric layer (not shown in this view).
- the dielectric layer 24 in the example structure 20 shown in FIG. 1 includes a capped layer 26 , which serves as a diffusion barrier and/or etch stop, and a layer of insulating material 28 .
- a via 30 is formed in the dielectric layer 24 and opens to the conductive line 22 .
- the capped layer 26 helps to control diffusion of underlying conductive lines and the etching of the via 30 .
- a top portion of the via 30 may open to another conductive line (not shown in FIG.
- the via 30 of FIG. 1 is lined with a barrier layer 32 (e.g., Ta or TaN) and then filled with a conducting material 34 (e.g., copper).
- a conducting material 34 e.g., copper
- the conducting material 34 in the via is electrically connected to the underlying conductive line 22 through the bottom of the via 30 and through the barrier layer 32 .
- the bottom of the via 30 completely opens to the conductive line 22 .
- the via 30 may only partially open to the underlying conductive line 22 , as shown in FIG. 2 .
- part of the capped layer 26 remains between the barrier layer 32 and the conductive line 22 .
- This will likely increase the resistance between the conducting material 34 in the via 30 and the conductive line 22 , which is typically undesirable.
- the via 30 may not open to the conductive line 22 at all, as shown in FIG. 3 .
- the conducting material 34 may not be electrically connected to the conductive line 22 because the barrier layer 32 is not physically contacting the conductive line 22 and is separated from the conductive line 22 by a thin portion of the capped layer 26 , which should have been etched away.
- a capacitor may be formed at the bottom of the via 30 , which may be highly undesirable (e.g., when an low resistance electrical connection was desired).
- Such problems illustrated in FIGS. 2 and 3 may lead to higher resistance at the via and/or unstable yield and/or decreased reliability.
- there is a need for an improved via structure providing less resistance on average, more stable yields, and improved processing reliability.
- a semiconductor device which includes a dielectric layer, a conductive line, a via, and a via recess in the conductive line.
- the conductive line is underlying the dielectric layer.
- the via is formed in the dielectric layer and extends into the conductive line to form the via recess in the conductive line.
- the via recess formed in the conductive line has a depth of at least about 100 angstroms. Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line.
- a semiconductor device which includes a dielectric layer, a conductive line, a via, and a via recess in the conductive line.
- the dielectric layer includes an insulating material layer and a capped layer.
- the capped layer has a dielectric constant less than about 4.0.
- the conductive line underlies the dielectric layer.
- the via is formed in the insulating material layer, through the capped layer, and extends into the conductive line to form the via recess in the conductive line.
- the via recess formed in the conductive line has a depth of in a range from about 100 angstroms to about 600 angstroms.
- Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line.
- a semiconductor device which includes a dielectric layer, a conductive line, a via, and a via recess in the conductive line.
- the dielectric layer includes an insulating material layer and a capped layer.
- the capped layer comprises silicon and carbon.
- the conductive line comprising copper underlies the dielectric layer.
- the via is formed in the insulating material layer, through the capped layer, and extends into the conductive line to form the via recess in the conductive line.
- the via recess formed in the conductive line has a depth of in a range from about 100 angstroms to about 600 angstroms.
- Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line.
- a method of fabricating a semiconductor device includes the following steps described in this paragraph. The order of the steps may be sequential and/or may overlap.
- a via is formed in a dielectric layer and opens to a conductive line underlying the dielectric layer.
- a via recess is formed in the conductive line at the via.
- the via recess in the conductive line has a depth ranging from about 100 angstroms to about 600 angstroms.
- FIG. 1 is a cross-section view for part of an intermetal dielectric structure of a semiconductor device from the prior art
- FIGS. 2 and 3 show variations on the via structure of FIG. 1 ;
- FIG. 4 is a cross-section view for a portion of a semiconductor device incorporating a first embodiment of the present invention
- FIG. 5 is a cross-section view for a portion of a semiconductor device incorporating a second embodiment of the present invention.
- FIG. 6 is a cross-section view for a dual damascene structure of a semiconductor device incorporating a third embodiment of the present invention.
- FIG. 4 is a cross-section view for a portion 20 of a semiconductor device incorporating a first embodiment of the present invention.
- the portion 20 shown in FIG. 4 may be part of an intermetal dielectric structure, for example.
- a conductive line 22 is underlying a dielectric layer 24 .
- the conductive line 22 is formed in another dielectric layer (not shown in this view).
- the conductive line 22 may include (but is not limited to): metal nitride, metal alloy, copper, copper alloy, aluminum, aluminum alloy and combinations thereof, for example.
- the dielectric layer 24 in the example structure shown in FIG. 4 includes a capped layer 26 and a layer of insulating material 28 .
- the capped layer 26 may serve as a diffusion barrier and/or etch stop layer depending on the materials chosen.
- the dielectric layer 24 for an embodiment may be a layer of one homogenous material, a layer of a compound material, multiple-layers of different materials, or a composite structure of different materials, for example.
- the dielectric layer 24 may include one or more diffusion barrier layers and one or more insulating material layers, for example.
- the dielectric layer 24 may not have capped layer 26 , and/or capped layer 26 may be provided at another level (e.g., at the top of the via 30 for a dual damascene structure).
- the dielectric layer may include a composite structure of various dielectric materials. With the benefit of this disclosure, one of ordinary skill in the art may realize many other variations on the dielectric layer without departing from the scope of the present invention.
- the capped layer 26 of FIG. 4 may be made from any suitable material(s), including (but not limited to): material comprising silicon-carbon compound having at least 30% carbon, silicon nitride (Si x N y ), carbon-doped silicon nitride (Si x N y C x ), silicon oxynitride (Si x O y N z ), silicon-rich oxynitride, silicon-rich oxide, compounds thereof, composites thereof, and combinations thereof, for example.
- the capped layer 26 is preferably a low-k dielectric material having a dielectric constant less than about 4.0.
- the thickness of the capped layer 26 will not exceed 800 angstroms, for example.
- the capped layer 26 of FIG. 4 also acts as an etch stop layer in defining via 30 according to materials chosen.
- the insulating material layer 28 of FIG. 4 may be made from any suitable dielectric material(s), including (but not limited to): silicon oxide (SiO x ), PSG, BPSG, FSG, SiO x C y , Spin-On-Glass, Spin-On-Polymers, compounds thereof, composites thereof, and combinations thereof, for example.
- the insulating material 28 is preferably a low-k dielectric material having a dielectric constant less than about 3.0 to reduce capacitance.
- a via 30 is formed in the dielectric layer 24 and extends into the underlying conductive line 22 to form a via recess 40 in the conductive line 22 .
- the via recess 40 in the conductive line 22 preferably has a depth D VR of at least about 100 angstroms to provide more areas for subsequent metallic contact, to reduce via resistance, and to enhance physical adhesion between conductive line 22 and subsequent conductor 34 .
- Lower via resistance will achieve higher performance circuits and better adhesion will result in a reliable metallization system.
- the via recess may be necessary to achieve a high performance and reliable circuit.
- the via recess 40 has a depth D VR in a range from about 150 angstroms to about 300 angstroms, for example.
- the via-fill material 42 fills the via recess 40 and the via 30 in FIG. 4 .
- the via-fill material 42 includes a barrier layer 32 and conducting material 34 .
- the via-fill material 42 may be one homogenous material, a compound material, or a composite of different materials, for example.
- the conducting material 34 is electrically connected to the conductive line 22 through the barrier layer 32 .
- the barrier layer 32 may be made from any suitable barrier layer material(s), including (but not limited to): tantalum, tantalum nitride, tungsten, compounds thereof, composites thereof, and combinations thereof, for example.
- the conducting material 34 may be any suitable conducting material(s), including (but not limited to): metal alloy, copper alloy, aluminum, aluminum alloy, tungsten, poly-crystalline silicon, compounds thereof, composites thereof, and combinations thereof, for example.
- the via-fill material 42 may include one or more barrier layers and one or more conducting materials. In still another embodiment (not shown), there may be no barrier layer.
- FIG. 4 Only a portion 20 of the semiconductor device is shown in FIG. 4 for purposes of simplifying the drawing. As will be apparent to one of ordinary skill in the art there are a variety of structures and components that may be formed above and below the portion 20 shown in FIG. 4 , without departing from the scope of the present invention.
- a conventional or future developed method of forming a via 30 may be used, but with the addition of one or more steps for forming the via recess 40 in the underlying conductive line 22 .
- the process of forming the via 30 may be extended and continued until the via recess 40 is formed in the underlying conductive line 22 .
- a pre-metal cleaning process may be performed separately (or an existing one in the fabrication process may be extended) to form the via recess 40 in the conductive line 22 .
- Such a pre-metal cleaning process may include argon sputtering, ammonia-based reactive cleaning, hydrogen-based reactive cleaning, or combinations thereof, for example.
- the barrier layer 32 may be deposited prior to forming the via recess 40 .
- the pre-metal cleaning etches through the barrier layer 32 in the bottom of the via 30 and continues to etch the via recess 40 in the underlying conductive line 22 , for example.
- Such a method may provide the via structure 20 of a second embodiment, as shown in FIG. 5 .
- the via recess 40 has a smaller diameter (if cylindrically shaped) or a smaller cross-section area than that of the via 30 .
- the barrier layer 32 may be formed after a partial depth of or a full depth of the via recess 40 is formed, for example.
- a typical process of depositing via-fill material 42 into the via 30 may be used, for example.
- FIG. 6 is a cross-section view for a dual damascene structure 50 of a semiconductor device incorporating a third embodiment of the present invention.
- the third embodiment is essentially a certain variation of the first embodiment shown in FIG. 4 .
- the dielectric layer 24 of the third embodiment shown in FIG. 6 has a dual damascene structure including another conductive line 52 formed therein.
- This other conductive line 52 is electrically connected to the conducting material 34 in the via 30 , and as shown in FIG. 6 , may include the same conducting material 34 as the via 30 .
- the other conductive line 52 may be made from different materials than that of the via-fill material 42 , for example.
- insulating material layers 28 , 54 may be made of the same or different materials, for example.
- One of ordinary skill in the art will realize many different dual damascene structures, many different material structures and layouts for a dual damascene structure, and/or many different material choices for a dual damascene structure, as variations upon the third embodiment.
- An embodiment of the present invention may have an advantage of providing a lower via resistance through forming via recess 40 to provide more contacting areas between conductive line 22 and barrier layer 32 , as compared to a prior art via structure (see e.g., FIGS. 2 and 3 ). As another advantage, an embodiment of the present invention may provide a more stable and consistent via resistance yield through forming via recess 40 to provide more contacting areas to enhance adhesion between conductive line 22 and barrier layer 32 , as compared to a prior art via structure (see e.g., FIGS. 2 and 3 ).
- an embodiment of the present invention may have an advantage of providing a better via electro-migration (EM) and stress migration (SM) resistance, as compared to a prior art via structure (see e.g., FIGS. 2 and 3 ).
- an embodiment of the present invention may provide increased contact area between the via-fill material and underlying the conductive line.
- an embodiment of the present invention may use a thin low dielectric constant capped layer, such as material comprising silicon-carbon, which may reduce capacitance of the metallization system and further improve circuit performance.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A method of fabricating a semiconductor device includes forming a via in a dielectric layer that opens to a conductive line underlying the dielectric layer, and forming a via recess in the conductive line at the via. The via recess in the conductive line has a depth ranging from about 100 angstroms to about 600 angstroms. Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line. The via recess may have a same size or smaller cross-section area than that of the via, for example. Such via structure may be part of a dual damascene structure in an intermetal dielectric structure, for example.
Description
- This application is a divisional of U.S. patent application Ser. No. 10/823,159, entitled Via Recess in Underlying Conductive Line, filed on Apr. 13, 2004, which application is incorporated herein by reference.
- The present invention generally relates to fabricating semiconductor devices. In one aspect it relates more particularly to a method and structure for providing a via recess in an underlying conductive line.
-
FIG. 1 is a cross-section view for part of an intermetaldielectric structure 20 of a semiconductor device from the prior art. InFIG. 1 , aconductive line 22 is underlying adielectric layer 24. Theconductive line 22 is formed in another dielectric layer (not shown in this view). Thedielectric layer 24 in theexample structure 20 shown inFIG. 1 includes a cappedlayer 26, which serves as a diffusion barrier and/or etch stop, and a layer ofinsulating material 28. Avia 30 is formed in thedielectric layer 24 and opens to theconductive line 22. The cappedlayer 26 helps to control diffusion of underlying conductive lines and the etching of thevia 30. A top portion of thevia 30 may open to another conductive line (not shown inFIG. 1 ), for example, such as in a dual damascene structure. Thevia 30 ofFIG. 1 is lined with a barrier layer 32 (e.g., Ta or TaN) and then filled with a conducting material 34 (e.g., copper). Hence, theconducting material 34 in the via is electrically connected to the underlyingconductive line 22 through the bottom of thevia 30 and through thebarrier layer 32. Under ideal conditions for forming thisstructure 20 shown inFIG. 1 , the bottom of thevia 30 completely opens to theconductive line 22. During actual processing, however, thevia 30 may only partially open to the underlyingconductive line 22, as shown inFIG. 2 . - In the case shown in
FIG. 2 , part of the cappedlayer 26 remains between thebarrier layer 32 and theconductive line 22. This will likely increase the resistance between the conductingmaterial 34 in thevia 30 and theconductive line 22, which is typically undesirable. In an even worse case, thevia 30 may not open to theconductive line 22 at all, as shown inFIG. 3 . Thus inFIG. 3 , the conductingmaterial 34 may not be electrically connected to theconductive line 22 because thebarrier layer 32 is not physically contacting theconductive line 22 and is separated from theconductive line 22 by a thin portion of the cappedlayer 26, which should have been etched away. In such case, a capacitor may be formed at the bottom of thevia 30, which may be highly undesirable (e.g., when an low resistance electrical connection was desired). Such problems illustrated inFIGS. 2 and 3 may lead to higher resistance at the via and/or unstable yield and/or decreased reliability. Hence, there is a need for an improved via structure providing less resistance on average, more stable yields, and improved processing reliability. - The problems and needs outlined above may be addressed by embodiments of the present invention. In accordance with one aspect of the present invention, a semiconductor device is provided, which includes a dielectric layer, a conductive line, a via, and a via recess in the conductive line. The conductive line is underlying the dielectric layer. The via is formed in the dielectric layer and extends into the conductive line to form the via recess in the conductive line. The via recess formed in the conductive line has a depth of at least about 100 angstroms. Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line.
- In accordance with another aspect of the present invention, a semiconductor device is provided, which includes a dielectric layer, a conductive line, a via, and a via recess in the conductive line. The dielectric layer includes an insulating material layer and a capped layer. The capped layer has a dielectric constant less than about 4.0. The conductive line underlies the dielectric layer. The via is formed in the insulating material layer, through the capped layer, and extends into the conductive line to form the via recess in the conductive line. The via recess formed in the conductive line has a depth of in a range from about 100 angstroms to about 600 angstroms. Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line.
- In accordance with yet another aspect of the present invention, a semiconductor device is provided, which includes a dielectric layer, a conductive line, a via, and a via recess in the conductive line. The dielectric layer includes an insulating material layer and a capped layer. The capped layer comprises silicon and carbon. The conductive line comprising copper underlies the dielectric layer. The via is formed in the insulating material layer, through the capped layer, and extends into the conductive line to form the via recess in the conductive line. The via recess formed in the conductive line has a depth of in a range from about 100 angstroms to about 600 angstroms. Via-fill material fills the via recess and at least partially fills the via, such that the via-fill material is electrically connected to the conductive line.
- In accordance with still another aspect of the present invention, a method of fabricating a semiconductor device is provided. This method includes the following steps described in this paragraph. The order of the steps may be sequential and/or may overlap. A via is formed in a dielectric layer and opens to a conductive line underlying the dielectric layer. A via recess is formed in the conductive line at the via. The via recess in the conductive line has a depth ranging from about 100 angstroms to about 600 angstroms.
- The foregoing has outlined rather broadly features of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
- The following is a brief description of the drawings, which illustrate exemplary embodiments of the present invention and in which:
-
FIG. 1 is a cross-section view for part of an intermetal dielectric structure of a semiconductor device from the prior art; -
FIGS. 2 and 3 show variations on the via structure ofFIG. 1 ; -
FIG. 4 is a cross-section view for a portion of a semiconductor device incorporating a first embodiment of the present invention; -
FIG. 5 is a cross-section view for a portion of a semiconductor device incorporating a second embodiment of the present invention; and -
FIG. 6 is a cross-section view for a dual damascene structure of a semiconductor device incorporating a third embodiment of the present invention. - Referring now to the drawings, wherein like reference numbers are used herein to designate like or similar elements throughout the various views, illustrative embodiments of the present invention are shown and described. The figures are not necessarily drawn to scale, and in some instances the drawings have been exaggerated and/or simplified in places for illustrative purposes only. One of ordinary skill in the art will appreciate the many possible applications and variations of the present invention based on the following illustrative embodiments of the present invention.
-
FIG. 4 is a cross-section view for aportion 20 of a semiconductor device incorporating a first embodiment of the present invention. Theportion 20 shown inFIG. 4 may be part of an intermetal dielectric structure, for example. InFIG. 4 , aconductive line 22 is underlying adielectric layer 24. Theconductive line 22 is formed in another dielectric layer (not shown in this view). Generally, theconductive line 22 may include (but is not limited to): metal nitride, metal alloy, copper, copper alloy, aluminum, aluminum alloy and combinations thereof, for example. Thedielectric layer 24 in the example structure shown inFIG. 4 includes a cappedlayer 26 and a layer of insulatingmaterial 28. The cappedlayer 26 may serve as a diffusion barrier and/or etch stop layer depending on the materials chosen. Thedielectric layer 24 for an embodiment may be a layer of one homogenous material, a layer of a compound material, multiple-layers of different materials, or a composite structure of different materials, for example. In other embodiments (see e.g.,FIG. 5 , discussed below), thedielectric layer 24 may include one or more diffusion barrier layers and one or more insulating material layers, for example. In still other embodiments (not shown), thedielectric layer 24 may not have cappedlayer 26, and/or cappedlayer 26 may be provided at another level (e.g., at the top of the via 30 for a dual damascene structure). In yet other embodiments (not shown), the dielectric layer may include a composite structure of various dielectric materials. With the benefit of this disclosure, one of ordinary skill in the art may realize many other variations on the dielectric layer without departing from the scope of the present invention. - The capped
layer 26 ofFIG. 4 may be made from any suitable material(s), including (but not limited to): material comprising silicon-carbon compound having at least 30% carbon, silicon nitride (SixNy), carbon-doped silicon nitride (SixNyCx), silicon oxynitride (SixOyNz), silicon-rich oxynitride, silicon-rich oxide, compounds thereof, composites thereof, and combinations thereof, for example. As an example, to reduce capacitance, the cappedlayer 26 is preferably a low-k dielectric material having a dielectric constant less than about 4.0. To further reduce capacitance, preferably the thickness of the cappedlayer 26 will not exceed 800 angstroms, for example. In addition to functioning as a diffusion barrier for an underlying conductor, such as copper atoms, the cappedlayer 26 ofFIG. 4 also acts as an etch stop layer in defining via 30 according to materials chosen. The insulatingmaterial layer 28 ofFIG. 4 may be made from any suitable dielectric material(s), including (but not limited to): silicon oxide (SiOx), PSG, BPSG, FSG, SiOxCy, Spin-On-Glass, Spin-On-Polymers, compounds thereof, composites thereof, and combinations thereof, for example. The insulatingmaterial 28 is preferably a low-k dielectric material having a dielectric constant less than about 3.0 to reduce capacitance. - A via 30 is formed in the
dielectric layer 24 and extends into the underlyingconductive line 22 to form a viarecess 40 in theconductive line 22. As measured from the top of theconductive line 22 at the via 30, the viarecess 40 in theconductive line 22 preferably has a depth DVR of at least about 100 angstroms to provide more areas for subsequent metallic contact, to reduce via resistance, and to enhance physical adhesion betweenconductive line 22 andsubsequent conductor 34. Lower via resistance will achieve higher performance circuits and better adhesion will result in a reliable metallization system. Especially when the size of via 30 is less than about 90 nanometers, the via recess may be necessary to achieve a high performance and reliable circuit. In a preferred embodiment, the viarecess 40 has a depth DVR in a range from about 150 angstroms to about 300 angstroms, for example. - Via-
fill material 42 fills the viarecess 40 and the via 30 inFIG. 4 . In this example, the via-fill material 42 includes abarrier layer 32 and conductingmaterial 34. The via-fill material 42 may be one homogenous material, a compound material, or a composite of different materials, for example. InFIG. 4 , the conductingmaterial 34 is electrically connected to theconductive line 22 through thebarrier layer 32. Thebarrier layer 32 may be made from any suitable barrier layer material(s), including (but not limited to): tantalum, tantalum nitride, tungsten, compounds thereof, composites thereof, and combinations thereof, for example. The conductingmaterial 34 may be any suitable conducting material(s), including (but not limited to): metal alloy, copper alloy, aluminum, aluminum alloy, tungsten, poly-crystalline silicon, compounds thereof, composites thereof, and combinations thereof, for example. In other embodiments (not shown), the via-fill material 42 may include one or more barrier layers and one or more conducting materials. In still another embodiment (not shown), there may be no barrier layer. With the benefit of this disclosure, one of ordinary skill in the art may realize many other variations on the via-fill material 42 without departing from the scope of the present invention. - Only a
portion 20 of the semiconductor device is shown inFIG. 4 for purposes of simplifying the drawing. As will be apparent to one of ordinary skill in the art there are a variety of structures and components that may be formed above and below theportion 20 shown inFIG. 4 , without departing from the scope of the present invention. - There are numerous methods that may be used to fabricate a semiconductor device incorporating the first embodiment of the present invention and to arrive at the via structure shown in
FIG. 4 . For example, a conventional or future developed method of forming a via 30 (e.g., single or dual damascene techniques) may be used, but with the addition of one or more steps for forming the viarecess 40 in the underlyingconductive line 22. As an example, the process of forming the via 30 may be extended and continued until the viarecess 40 is formed in the underlyingconductive line 22. As another example, a pre-metal cleaning process may be performed separately (or an existing one in the fabrication process may be extended) to form the viarecess 40 in theconductive line 22. Such a pre-metal cleaning process may include argon sputtering, ammonia-based reactive cleaning, hydrogen-based reactive cleaning, or combinations thereof, for example. With the benefit of this disclosure, one of ordinary skill in the art may realize other processes and methods of forming the viarecess 40. In one method incorporating a pre-metal cleaning process, for example, thebarrier layer 32 may be deposited prior to forming the viarecess 40. In such method, the pre-metal cleaning etches through thebarrier layer 32 in the bottom of the via 30 and continues to etch the viarecess 40 in the underlyingconductive line 22, for example. Such a method may provide the viastructure 20 of a second embodiment, as shown inFIG. 5 . Hence, in the second embodiment, the viarecess 40 has a smaller diameter (if cylindrically shaped) or a smaller cross-section area than that of the via 30. In another method incorporating a pre-metal cleaning process, thebarrier layer 32 may be formed after a partial depth of or a full depth of the viarecess 40 is formed, for example. After the viarecess 40 is formed, a typical process of depositing via-fill material 42 into the via 30 may be used, for example. -
FIG. 6 is a cross-section view for adual damascene structure 50 of a semiconductor device incorporating a third embodiment of the present invention. The third embodiment is essentially a certain variation of the first embodiment shown inFIG. 4 . Hence, thedielectric layer 24 of the third embodiment shown inFIG. 6 has a dual damascene structure including anotherconductive line 52 formed therein. This otherconductive line 52 is electrically connected to the conductingmaterial 34 in the via 30, and as shown inFIG. 6 , may include the same conductingmaterial 34 as the via 30. In other embodiments (not shown), the otherconductive line 52 may be made from different materials than that of the via-fill material 42, for example. Furthermore, thedielectric layer 24 of the third embodiment shown inFIG. 6 has two insulating material layers 28, 54, one cappedlayer 26 and oneetch stop layer 56. Use ofetch stop layer 56 is an optional step. Such insulating material layers 28, 54 may be made of the same or different materials, for example. One of ordinary skill in the art will realize many different dual damascene structures, many different material structures and layouts for a dual damascene structure, and/or many different material choices for a dual damascene structure, as variations upon the third embodiment. - An embodiment of the present invention may have an advantage of providing a lower via resistance through forming via
recess 40 to provide more contacting areas betweenconductive line 22 andbarrier layer 32, as compared to a prior art via structure (see e.g.,FIGS. 2 and 3 ). As another advantage, an embodiment of the present invention may provide a more stable and consistent via resistance yield through forming viarecess 40 to provide more contacting areas to enhance adhesion betweenconductive line 22 andbarrier layer 32, as compared to a prior art via structure (see e.g.,FIGS. 2 and 3 ). Furthermore, an embodiment of the present invention may have an advantage of providing a better via electro-migration (EM) and stress migration (SM) resistance, as compared to a prior art via structure (see e.g.,FIGS. 2 and 3 ). As compared to a prior art via structure (see e.g.,FIGS. 1-3 ), an embodiment of the present invention may provide increased contact area between the via-fill material and underlying the conductive line. As compared to a prior art via structure (seeFIGS. 1-3 ), an embodiment of the present invention may use a thin low dielectric constant capped layer, such as material comprising silicon-carbon, which may reduce capacitance of the metallization system and further improve circuit performance. - Although embodiments of the present invention and at least some of its advantages have been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (20)
1. A method of fabricating a semiconductor device comprising:
forming a via in a dielectric layer and opening to a conductive line underlying the dielectric layer; and
forming a via recess in the conductive line at the via, the via recess in the conductive line having a depth ranging from about 100 angstroms to about 600 angstroms.
2. The method of claim 1 , wherein the conductive line comprises a material selected from the group consisting of metal alloy, copper, aluminum, copper alloy, poly-crystalline silicon, metal silicide, compounds thereof, composites thereof, and combinations thereof.
3. The method of claim 1 , further comprising:
filling the via recess and at least partially filling the via with a via-fill material.
4. The method of claim 3 , wherein the via-fill material comprises:
a barrier layer at least partially lining interior surfaces of the via recess and at least partially lining interior surfaces of the via; and
a conducting material, wherein the barrier layer is located between at least part of the conducting material and at least part of the dielectric layer.
5. The method of claim 4 , wherein the conducting material is electrically connected to the conductive line through the barrier layer.
6. The method of claim 4 , wherein the barrier layer comprises a material selected from the group consisting of tantalum, tantalum nitride, tungsten, compounds thereof, composites thereof, and combinations thereof.
7. The method of claim 4 , wherein the conducting material comprises material selected from a group consisting of metal alloy, copper, copper alloy, aluminum, aluminum alloy, tungsten, poly-crystalline silicon, compounds thereof, composites thereof, and combinations thereof.
8. The method of claim 1 , wherein the dielectric layer comprises:
a capped layer; and
a layer of insulating material overlying the capped layer.
9. The method of claim 8 , wherein the capped layer is a material comprising silicon-carbon having a thickness less than about 600 angstroms.
10. The method of claim 9 , wherein the capped layer has at least 30% carbon.
11. The method of claim 1 , wherein the size of the via is less than about 900 angstroms.
12. The method of claim 1 , wherein the forming of the via recess includes a pre-metal cleaning process performed after the forming of the via.
13. The method of claim 12 , wherein the pre-metal cleaning is a process selected from the group consisting of an argon sputter, an ammonia-based reactive process, a hydrogen-based reactive process, and combinations thereof.
14. The method of claim 1 , wherein the depth of the via recess formed in the conductive line is between about 150 angstroms and about 300 angstroms.
15. The method of claim 1 , wherein the depth of the via recess formed in the conductive line is between about 300 angstroms and about 600 angstroms.
16. The method of claim 1 , wherein the dielectric layer has a dual damascene structure comprising another conductive line formed therein and being electrically connected to the conducting material in the via.
17. A method of fabricating a semiconductor device comprising:
forming a dielectric layer comprising an insulating material layer and a capped layer, wherein the capped layer has a dielectric constant less than about 4;
forming a via in the dielectric layer and opening to a conductive line underlying the dielectric layer;
forming a via recess in the conductive line at the via, the via recess in the conductive line having a depth ranging from about 100 angstroms to about 600 angstroms; and
filling the via recess and at least partially filling the via with a via-fill material, such that the via-fill material is electrically connected to the conductive line.
18. The method of claim 17 , wherein the depth of the via recess formed in the conductive line is between about 150 angstroms and 300 angstroms.
19. The method of claim 17 , wherein the depth of the via recess formed in the conductive line is between about 300 angstroms and 600 angstroms.
20. A method of fabricating a semiconductor device comprising:
forming a dielectric layer comprising an insulating material layer and a capped layer,
wherein the capped layer is located between the insulating material layer and a conductive line underlying the dielectric layer,
wherein the capped layer has a dielectric constant less than about 4,
wherein the capped layer comprises silicon carbon, and
wherein the capped layer comprises at least 30% carbon;
forming a via in the dielectric layer and opening to the conductive line;
forming a via recess in the conductive line at the via, the via recess in the conductive line having a depth ranging from about 100 angstroms to about 600 angstroms; and
filling the via recess and at least partially filling the via with a via-fill material, such that the via-fill material is electrically connected to the conductive line.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/652,210 US20070117374A1 (en) | 2004-04-13 | 2007-01-11 | Method of forming via recess in underlying conductive line |
US12/715,175 US20100159693A1 (en) | 2004-04-13 | 2010-03-01 | Method of Forming Via Recess in Underlying Conductive Line |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/823,159 US7180193B2 (en) | 2004-04-13 | 2004-04-13 | Via recess in underlying conductive line |
US11/652,210 US20070117374A1 (en) | 2004-04-13 | 2007-01-11 | Method of forming via recess in underlying conductive line |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/823,159 Division US7180193B2 (en) | 2004-04-13 | 2004-04-13 | Via recess in underlying conductive line |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/715,175 Division US20100159693A1 (en) | 2004-04-13 | 2010-03-01 | Method of Forming Via Recess in Underlying Conductive Line |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070117374A1 true US20070117374A1 (en) | 2007-05-24 |
Family
ID=35059698
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/823,159 Expired - Lifetime US7180193B2 (en) | 2004-04-13 | 2004-04-13 | Via recess in underlying conductive line |
US11/652,210 Abandoned US20070117374A1 (en) | 2004-04-13 | 2007-01-11 | Method of forming via recess in underlying conductive line |
US12/715,175 Abandoned US20100159693A1 (en) | 2004-04-13 | 2010-03-01 | Method of Forming Via Recess in Underlying Conductive Line |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/823,159 Expired - Lifetime US7180193B2 (en) | 2004-04-13 | 2004-04-13 | Via recess in underlying conductive line |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/715,175 Abandoned US20100159693A1 (en) | 2004-04-13 | 2010-03-01 | Method of Forming Via Recess in Underlying Conductive Line |
Country Status (2)
Country | Link |
---|---|
US (3) | US7180193B2 (en) |
TW (1) | TWI283041B (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100907890B1 (en) * | 2007-12-03 | 2009-07-15 | 주식회사 동부하이텍 | Manufacturing Method of Semiconductor Device |
US20100176513A1 (en) * | 2009-01-09 | 2010-07-15 | International Business Machines Corporation | Structure and method of forming metal interconnect structures in ultra low-k dielectrics |
US8232646B2 (en) * | 2010-01-21 | 2012-07-31 | International Business Machines Corporation | Interconnect structure for integrated circuits having enhanced electromigration resistance |
US8237286B2 (en) | 2010-04-15 | 2012-08-07 | International Business Machines Corporation | Integrated circuit interconnect structure |
US8772949B2 (en) | 2012-11-07 | 2014-07-08 | International Business Machines Corporation | Enhanced capture pads for through semiconductor vias |
US10002826B2 (en) | 2014-10-27 | 2018-06-19 | Taiwan Semiconductor Manufacturing Company | Semiconductor device structure with conductive pillar and conductive line and method for forming the same |
US9553044B2 (en) | 2014-11-05 | 2017-01-24 | International Business Machines Corporation | Electrically conductive interconnect including via having increased contact surface area |
US9786550B2 (en) | 2015-06-25 | 2017-10-10 | International Business Machines Corporation | Low resistance metal contacts to interconnects |
US10276530B2 (en) * | 2017-09-18 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Laterally extended conductive bump buffer |
US10833266B2 (en) * | 2018-10-05 | 2020-11-10 | International Business Machines Corporation | Resistive memory crossbar array with ruthenium protection layer |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6008114A (en) * | 1998-06-08 | 1999-12-28 | United Microelectronics Corp. | Method of forming dual damascene structure |
US6077768A (en) * | 1996-07-19 | 2000-06-20 | Motorola, Inc. | Process for fabricating a multilevel interconnect |
US6207558B1 (en) * | 1999-10-21 | 2001-03-27 | Applied Materials, Inc. | Barrier applications for aluminum planarization |
US6417095B1 (en) * | 2001-04-19 | 2002-07-09 | Macronix International Co., Ltd. | Method for fabricating a dual damascene structure |
US6436824B1 (en) * | 1999-07-02 | 2002-08-20 | Chartered Semiconductor Manufacturing Ltd. | Low dielectric constant materials for copper damascene |
US20030089992A1 (en) * | 1998-10-01 | 2003-05-15 | Sudha Rathi | Silicon carbide deposition for use as a barrier layer and an etch stop |
US6570256B2 (en) * | 2001-07-20 | 2003-05-27 | International Business Machines Corporation | Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates |
US6613664B2 (en) * | 2000-12-28 | 2003-09-02 | Infineon Technologies Ag | Barbed vias for electrical and mechanical connection between conductive layers in semiconductor devices |
US20050080286A1 (en) * | 2003-10-10 | 2005-04-14 | Ziyun Wang | Composition and method for low temperature chemical vapor deposition of silicon-containing films including silicon carbonitride and silicon oxycarbonitride films |
US7045455B2 (en) * | 2003-10-23 | 2006-05-16 | Chartered Semiconductor Manufacturing Ltd. | Via electromigration improvement by changing the via bottom geometric profile |
US7112507B2 (en) * | 2003-11-24 | 2006-09-26 | Infineon Technologies Ag | MIM capacitor structure and method of fabrication |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US80286A (en) * | 1868-07-28 | Improved machine fob dressing stoke | ||
US89992A (en) * | 1869-05-11 | Improvement in pressure-gauge for hydrostatic presses | ||
US153198A (en) * | 1874-07-21 | Improvement in seeding-machines | ||
US6040243A (en) * | 1999-09-20 | 2000-03-21 | Chartered Semiconductor Manufacturing Ltd. | Method to form copper damascene interconnects using a reverse barrier metal scheme to eliminate copper diffusion |
-
2004
- 2004-04-13 US US10/823,159 patent/US7180193B2/en not_active Expired - Lifetime
- 2004-08-02 TW TW093123080A patent/TWI283041B/en active
-
2007
- 2007-01-11 US US11/652,210 patent/US20070117374A1/en not_active Abandoned
-
2010
- 2010-03-01 US US12/715,175 patent/US20100159693A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6077768A (en) * | 1996-07-19 | 2000-06-20 | Motorola, Inc. | Process for fabricating a multilevel interconnect |
US6008114A (en) * | 1998-06-08 | 1999-12-28 | United Microelectronics Corp. | Method of forming dual damascene structure |
US20030089992A1 (en) * | 1998-10-01 | 2003-05-15 | Sudha Rathi | Silicon carbide deposition for use as a barrier layer and an etch stop |
US6436824B1 (en) * | 1999-07-02 | 2002-08-20 | Chartered Semiconductor Manufacturing Ltd. | Low dielectric constant materials for copper damascene |
US6207558B1 (en) * | 1999-10-21 | 2001-03-27 | Applied Materials, Inc. | Barrier applications for aluminum planarization |
US6613664B2 (en) * | 2000-12-28 | 2003-09-02 | Infineon Technologies Ag | Barbed vias for electrical and mechanical connection between conductive layers in semiconductor devices |
US6417095B1 (en) * | 2001-04-19 | 2002-07-09 | Macronix International Co., Ltd. | Method for fabricating a dual damascene structure |
US6570256B2 (en) * | 2001-07-20 | 2003-05-27 | International Business Machines Corporation | Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates |
US20030153198A1 (en) * | 2001-07-20 | 2003-08-14 | Conti Richard A. | Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates |
US20050080286A1 (en) * | 2003-10-10 | 2005-04-14 | Ziyun Wang | Composition and method for low temperature chemical vapor deposition of silicon-containing films including silicon carbonitride and silicon oxycarbonitride films |
US7045455B2 (en) * | 2003-10-23 | 2006-05-16 | Chartered Semiconductor Manufacturing Ltd. | Via electromigration improvement by changing the via bottom geometric profile |
US7112507B2 (en) * | 2003-11-24 | 2006-09-26 | Infineon Technologies Ag | MIM capacitor structure and method of fabrication |
Also Published As
Publication number | Publication date |
---|---|
US20050224855A1 (en) | 2005-10-13 |
US7180193B2 (en) | 2007-02-20 |
US20100159693A1 (en) | 2010-06-24 |
TW200534426A (en) | 2005-10-16 |
TWI283041B (en) | 2007-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100159693A1 (en) | Method of Forming Via Recess in Underlying Conductive Line | |
US8264086B2 (en) | Via structure with improved reliability | |
US6528884B1 (en) | Conformal atomic liner layer in an integrated circuit interconnect | |
US7335588B2 (en) | Interconnect structure and method of fabrication of same | |
JP3778487B2 (en) | Method for forming metal capacitor | |
US6037664A (en) | Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer | |
US7132363B2 (en) | Stabilizing fluorine etching of low-k materials | |
KR100532455B1 (en) | Method for manufacturing semiconductor device including MIM capacitor and interconnect structure | |
US8922019B2 (en) | Semiconductor device having a copper plug | |
US8368220B2 (en) | Anchored damascene structures | |
US6893959B2 (en) | Method to form selective cap layers on metal features with narrow spaces | |
US6734559B1 (en) | Self-aligned semiconductor interconnect barrier and manufacturing method therefor | |
US20030139034A1 (en) | Dual damascene structure and method of making same | |
US6319814B1 (en) | Method of fabricating dual damascene | |
WO2000054330A1 (en) | High-reliability damascene interconnect formation for semiconductor fabrication | |
US20070080461A1 (en) | Ultra low-k dielectric in damascene structures | |
US6555461B1 (en) | Method of forming low resistance barrier on low k interconnect | |
US20190067087A1 (en) | Dual-damascene formation with dielectric spacer and thin liner | |
US20150076695A1 (en) | Selective passivation of vias | |
US6075293A (en) | Semiconductor device having a multi-layer metal interconnect structure | |
US6362526B1 (en) | Alloy barrier layers for semiconductors | |
US20040259273A1 (en) | Composite intermetal dielectric structure including low-k dielectric material | |
US6710447B1 (en) | Integrated circuit chip with high-aspect ratio vias | |
US20020127849A1 (en) | Method of manufacturing dual damascene structure | |
US20020182856A1 (en) | Method for forming a contact window with low resistance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |