US20070117266A1 - Method of fabricating a multi-die semiconductor package assembly - Google Patents

Method of fabricating a multi-die semiconductor package assembly Download PDF

Info

Publication number
US20070117266A1
US20070117266A1 US11/656,686 US65668607A US2007117266A1 US 20070117266 A1 US20070117266 A1 US 20070117266A1 US 65668607 A US65668607 A US 65668607A US 2007117266 A1 US2007117266 A1 US 2007117266A1
Authority
US
United States
Prior art keywords
die
substrate
stack
method
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/656,686
Inventor
Michael Ball
Original Assignee
Ball Michael B
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US08/602,503 priority Critical patent/US7166495B2/en
Application filed by Ball Michael B filed Critical Ball Michael B
Priority to US11/656,686 priority patent/US20070117266A1/en
Publication of US20070117266A1 publication Critical patent/US20070117266A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/274Manufacturing methods by blanket deposition of the material of the layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06506Wire or wire-like electrical connections between devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06575Auxiliary carrier between devices, the carrier having no electrical connection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor

Abstract

An apparatus and method for increasing integrated circuit density comprising an upper die and a lower die, the latter preferably a flip chip, which are connected to a conductor-carrying substrate or a leadframe. The upper die is attached back-to-back to the lower die with a layer of adhesive applied over the back side of the lower die. Bond wires or TAB leads are attached between bond pads on the upper die and corresponding conductive trace or lead ends on the substrate. The upper die may be smaller than the lower die such that a small discrete component such as a resistor, capacitor, or the like can be attached to the adhesive not covered by the upper die. Bond wires can be attached between the upper die and the component, as well as between the component and the substrate. One or more additional die may be stacked on the upper die and electrically connected to the substrate. Furthermore, multiple lower dice can be arranged on the substrate to support upper dice bridged between the lower dice.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of application Ser. No. 08/602,503, filed Feb. 20, 1996, now U.S. Pat. No. 7,166,495, which issues Jan. 23, 2007. The disclosures of each of the previously referenced U.S. patent applications and patents (if applicable) referenced is hereby incorporated herein by reference in its entirety.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to an apparatus and a method for increasing semiconductor device density. In particular, the present invention relates to a vertical multi-chip device using combined flip-chip and wire bond assembly techniques to achieve densely packaged semiconductor devices, and a method for producing such devices.
  • 2. State of the Art
  • Definitions: The following terms and acronyms will be used throughout the application and are defined as follows:
  • BGA—Ball Grid Array: An array of minute solder balls disposed on an attachment surface of a semiconductor die wherein the solder balls are refluxed for simultaneous attachment and electrical communication of the semiconductor die to a printed circuit board.
  • COB—Chip On Board: The techniques used to attach semiconductor dice to a printed circuit board, including flip-chip attachment, wire bonding, and tape automated bonding (“TAB”).
  • Flip Chip: A chip or die that has a pattern or array of terminations spaced around the active surface of the die for face down mounting of the die to a substrate.
  • Flip-Chip Attachment: A method of attaching a semiconductor die to a substrate in which the die is inverted so that the connecting conductor pads on the face of the device are set on mirror-image pads on the substrate (such as a printed circuit board), and bonded by solder reflux or a conductive polymer curing.
  • Glob Top: A glob of encapsulant material (usually epoxy or silicone or a combination thereof) surrounding a semiconductor die in a COB assembly.
  • PGA—Pin Grid Array: An array of small pins extending substantially perpendicularly from the major plane of a semiconductor die, wherein the pins conform to a specific arrangement on a printed circuit board or other substrate for attachment thereto.
  • SLICC—Slightly Larger than Integrated Circuit Carrier: An array of minute solder balls disposed on an attachment surface of a semiconductor die similar to a BGA, but having a smaller solder ball pitch and diameter than a BGA.
  • State-of-the-art COB technology generally consists of three semiconductor die to printed circuit board conductive attachment techniques: flip-chip attachment, wire bonding, and TAB.
  • Flip-chip attachment consists of attaching a semiconductor die, generally having a BGA, an SLICC or a PGA, to a printed circuit board. With the BGA or SLICC, the solder or other conductive ball arrangement on the semiconductor die must be a mirror-image of the connecting bond pads on the printed circuit board such that precise connection is made. The semiconductor die is bonded to the printed circuit board by refluxing the solder balls. With the PGA, the pin arrangement of the semiconductor die must be a mirror-image of the pin recesses on the printed circuit board. After insertion, the semiconductor die is generally bonded by soldering the pins into place. An under-fill encapsulant is generally disposed between the semiconductor die and the printed circuit board for environmental protection and to enhance the attachment of the die to the board. A variation of the pin-in-recess PGA is a J-lead PGA, wherein the loops of the Js are soldered to pads on the surface of the circuit board. Nonetheless, the lead and pad locations must coincide, as with the other referenced flip-chip techniques.
  • Wire bonding and TAB attachment generally begins with attaching a semiconductor die to the surface of a printed circuit board with an appropriate adhesive, such as an epoxy. In wire bonding, a plurality of bond wires is attached, one at a time, to each bond pad on the semiconductor die and extend to a corresponding lead or trace end on the printed circuit board. The bond wires are generally attached through one of three industry-standard wire bonding techniques: ultrasonic bonding—using a combination of pressure and ultrasonic vibration bursts to form a metallurgical cold weld; thermocompression bonding—using a combination of pressure and elevated temperature to form a weld; and thermosonic bonding—using a combination of pressure, elevated temperature, and ultrasonic vibration bursts. The die may be oriented either face up or face down (with its active surface and bond pads either up or down with respect to the circuit board) for wire bonding, although face up orientation is more common. With TAB, ends of metal leads carried on an insulating tape such as a polyimide are respectively attached to the bond pads on the semiconductor die and to the lead or trace ends on the printed circuit board. An encapsulant is generally used to cover the bond wires and metal tape leads to prevent contamination.
  • Higher performance, lower cost, increased miniaturization of components, and greater packaging density of integrated circuits are ongoing goals of the computer industry. Greater integrated circuit density is primarily limited by the space or “real estate” available for mounting die on a substrate such as a printed circuit board. Conventional lead frame design inherently limits package density for a given die size because the die-attach paddle of the lead frame must be larger than the die to which it is bonded. The larger the die, the less space that remains around the periphery of the die-bonding pad for wire bonding. Furthermore, the wire bonding pads on the standard lead frame provide anchorage for the leads when the leads and the die are encapsulated in plastic. Therefore, as the die size is increased in relation to a given package size, there is a corresponding reduction in the space along the sides of the package for the encapsulating plastic which joins the top and bottom of the plastic body at the mold part line and anchors the leads. Thus, as the leads and encapsulant are subjected to the normal stresses of subsequent forming and assembly operations, the encapsulating plastic may crack, compromising package integrity and substantially increasing the probability of premature device failure.
  • A so-called “leads over chip” (LOC) arrangement eliminates the die-attach paddle of the lead frame and supports the die by its active surface from the inner lead ends of the lead frame. This permits a wider variety of bond pad patterns on the die, extends the leads-to-encapsulant bond area and, with appropriate design parameters, can reduce the size of the packaged device for a given die size.
  • One method of increasing integrated circuit density is to stack die vertically. U.S. Pat. No. 5,012,323 (“the '323 patent”) issued Apr. 30, 1991 to Farnworth teaches combining a pair of die mounted on opposing sides of a lead frame. An upper, smaller die is back-bonded to the upper surface of the leads of the lead frame via a first adhesively coated, insulated film layer. A lower, larger die is face-bonded to the lower lead frame die-bonding region via a second, adhesively coated, insulative film layer. The wire-bonding pads on both upper die and lower die are interconnected with the ends of their associated lead extensions with gold or aluminum bond wires. The lower die must be slightly larger than the upper die in order for the die pads to be accessible from above through a bonding window in the lead frame such that gold wire connections can be made to the lead extensions. This arrangement has a major disadvantage from a production standpoint, since the different size dice require that different equipment produce the different die or that the same equipment be switched over in different production runs to produce the different die.
  • U.S. Pat. No. 5,291,061 issued Mar. 1, 1994 to Ball teaches a multiple stacked die device containing up to four stacked dice supported on a die-attach paddle of a lead frame, the assembly not exceeding the height of current single die packages, and wherein the bond pads of each die are wire bonded to lead fingers. The low profile of the device is achieved by close-tolerance stacking which is made possible by a low-loop-profile wire bonding operation and thin adhesive layers between the stacked dice.
  • U.S. Pat. No. 5,323,060 issued Jun. 21, 1994 to Fogal et al. teaches a multichip module that contains stacked die devices, the terminals or bond pads of which are wire bonded to a substrate or to adjacent die devices.
  • U.S. Pat. No. 5,422,435 to Takiar et al. teaches stacked dice having wire bonds extending to each other and to the leads of a carrier member such as a lead frame.
  • U.S. Pat. No. 5,399,898 issued May 21, 1995 to Rostoker (“Rostoker”) teaches multichip, multitier semiconductor arrangements based on single and double-sided flip chips. Rostoker discloses bridging a die over and between two adjacent dice. However, Rostoker intuitively requires the die and bond pad bump patterns be specifically designed to achieve proper electrical communication between the bridged die.
  • Therefore, it would be advantageous to develop a technique and assembly for increasing integrated circuit density using non-customized die configurations in combination with commercially available, widely practiced semiconductor device fabrication techniques.
  • BRIEF SUMMARY OF THE INVENTION
  • The present invention relates to an apparatus and a method for increasing integrated circuit density. The apparatus comprises at least an upper die and an opposing lower die which is connected to a substrate (the term “substrate” will be used for purposes of this application to mean either substrate carrying traces or other conductors, or a leadframe). The lower die is preferably a flip chip having, for example, C4 solder bump connections, conductive polymer bumps, pin connections, or surface mount J-lead connections extending substantially perpendicularly from the face surface of the lower die. The substrate is configured with a specific lead end or trace end pattern compatible with the specific pin out or bump connections on the flip chip.
  • A layer of adhesive, in some instances an electrically insulative adhesive as required or desired to electrically isolate adjacent dice, is applied over the back side of the lower die. The back side of the upper die is placed on the adhesive, thereby attaching the upper die to the lower die, and the adhesive is cured. Preferably, the face or active side of the upper die includes a plurality of bond pads. Bond wires of gold, aluminum or other suitable materials as known in the art are attached between the upper die bond pads and a corresponding trace end or lead end on the substrate.
  • It is, of course, understood that the electrical connection between the upper die and the substrate can be achieved with TAB technology, wherein metal tape leads are attached between the bond pads on the upper die and the leads on the substrate. However, such an approach obviously requires undesirable pre-planning of bond pad and trace end locations for fabrication of the TAB tape.
  • An encapsulant is generally used to cover the bond wires and metal tape leads to prevent contamination. Preferably, the exposed circuitry of the die stack is sealed from contamination by an underflow compound for the (lower) flip chip and a glob top over the entire assembly after wire bonding.
  • Such an arrangement increases semiconductor device density using non-customized die and bond pad patterns, and commercially practiced conductor attachment techniques.
  • If the upper die is smaller than the lower die, one or more small, additional, discrete components such as resistors, capacitors, or the like can be attached to the back side of the lower die via a portion of the adhesive not covered by the upper die. Bond wires can be attached between the upper die and the discrete component(s), if desired, as well as between the component(s) and the substrate. This arrangement frees up real estate on the substrate that would normally be taken up by the component, thereby further increasing potential integrated circuit density.
  • A multitude of die arrangements can be conceived using the technique of the present invention. For example, an additional (third) die can be added to the above arrangement. An adhesive is added to the active surface or face of the upper die (without covering the bond pads) and the back side of the additional die is applied to the adhesive, thereby attaching the additional die to the upper die. Preferably, the face side of the additional die has a plurality of bond pads. Bond wires are attached between the additional die bond pads and corresponding trace or lead ends on the substrate.
  • Of course, the bond wires can be attached from the additional (third) die to a component attached to the adhesive not covered by the upper die, and/or, if the additional die is smaller than the upper die, a component can be attached to the adhesive on the face of the upper die and bond wires attached thereto.
  • As another example, a pair of lower dice can be connected to the substrate with the upper die bridged between the lower die. The upper die is adhered to both lower dice with the layers of adhesive applied over both lower dice back sides. Bond wires are attached in the manner discussed above. Furthermore, still more additional dice can be stacked or discrete components attached to the assembly in the manner discussed above.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
  • FIG. 1 is a side plan view of a preferred assembly of the present invention;
  • FIG. 2 is a side plan view of an alternate assembly of the present invention;
  • FIG. 3 is a side plan view of another alternate assembly of the present invention;
  • FIG. 4 is a side plan view of yet another alternative assembly of the present invention; and
  • FIG. 5 is a side plan view of still another alternative assembly of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 illustrates a bare die assembly 10 of the present invention. The assembly 10 comprises an upper die 12 and an opposing lower die 14 which is connected to a leadframe or other substrate 16. Fabrication of the assembly 10 comprises providing the lower die 14 having a face surface 18 with at least one flip chip electric connection 20 (such as a C4 solder bump connection, conductive polymer bump or pin connection, these and other alternatives being known in the art, by way of example) extending from a bond pad or other terminal 22 on the lower die face surface 18. The flip chip electric connections 20 extend to a surface 24 of the substrate 16 in such a manner that the flip chip electric connections 20 physically (mechanically) attach to, and make electrical contact with, lead ends, trace ends, terminals or other electrical contact elements 26 in or on the surface 24 of the substrate 16. A back side 32 of the upper die 12 is adhered to the lower die 14 with a layer of adhesive 28 applied over a lower die back side 30. An adhesive requiring a curing step, such as an epoxy, is preferred, although many adhesives known in the art are suitable.
  • A face side 34 of the upper die 12 has a plurality of bond pads 36 disposed thereon. A plurality of bond wires 38 are attached between the upper die bond pads 36 and corresponding trace or lead ends or other terminals 40 on the upper surface 24 of the substrate 16.
  • Preferably, a sealing (underfill) compound 42 as known in the art is disposed between the lower die 14 and the substrate 16 to prevent contamination of the die-to-substrate board connections 20 and to more firmly secure the lower die 14 to the substrate 16. A glob top 48 may be applied over assembly 10 individually as shown in broken lines, or over the entire substrate 16, which may support a plurality of assemblies 10. The subsequently described embodiments may similarly be glob-topped, as desired.
  • Substrate 16, if an insulative substrate, may itself be connected to a chassis or mother board by edge connections, bump connections, pin connections, or other conductive arrangements as known in the art. If substrate 16 is a lead frame, the outer lead ends may engage a higher-level package as known in the art.
  • FIG. 2 illustrates an alternative bare die assembly 50 of the present invention. Components common to both FIG. 1 and FIG. 2 retain the same numeric designation. The assembly 50 comprises a first, lower die 14 connected to the supporting substrate or leadframe 16. The lower die 14 comprises a face or active surface 18 with at least one flip chip electric connection 20 extending from the bond pad 22 on the lower die face surface 18. The flip chip electric connections 20 are made with the upper surface 24 of the substrate 16 in such a manner that the flip chip electric connections 20 mechanically bond and electrically contact the electrical contact elements 26 in or on the surface 24 of the substrate 16.
  • A back side 52 of a second die 54 is adhered to the lower die 14 with the layer of adhesive 28 applied over the lower die back side 30. A face side 56 of the second die 54 has a plurality of bond pads 58 disposed thereon. A plurality of bond wires 60 is attached between the second die bond pads 58 and corresponding trace or lead ends 40 on the upper surface 24 of the substrate 16. Additionally, as shown in FIG. 2, if the second die 54 is slightly smaller than the lower die 14, an additional component 62, such as a resistor, capacitor, or the like, may be adhered to the layer of adhesive 28 on the lower die back side 30. This arrangement frees up space on the substrate 16 that would normally be taken up by the component 62. A second die-to-component bond wire 64 is attached between a respective second die bond pad 58 and the component 62. A component-to-substrate bond wire 66 is attached between the component 62 and trace or lead end 40 on the upper surface 24 of the substrate 16.
  • A back side 68 of a third die 70 is adhered to the second die 54 with a second layer of adhesive 72 applied on the second die face side 56. A face side 74 of the third die 70 has a plurality of bond pads 76 disposed thereon. A plurality of bond wires 78 is attached between the third die bond pads 76 and corresponding trace or lead ends 40 on the upper surface 24 of the substrate 16. Wire bonds could also be made from third die 70 to component 62, or to yet another discrete component stacked on and adhered to third die 70.
  • FIG. 3 illustrates another alternative bare die assembly 80, comprising a second discrete component 82 adhered to the second layer of adhesive 72. A third die-to-component bond wire 84 is attached between a respective third die bond pad 76 and the component 62. A first component-to-substrate bond wire 66 is attached between the component 62 and the upper surface 24 of the substrate 16. A third die-to-second component bond wire 86 is attached between a respective second die bond pad 76 and the second component 82. A second component-to-substrate bond wire 88 is attached between the component 82 and the upper surface 24 of the substrate 16.
  • It is, of course, understood that a number of configurations of this embodiment could be constructed, including stacks of more than three dice.
  • FIG. 4 illustrates a multiple base bare die assembly 90 of the present invention. Components common to the previous figures retain the same numeric designation. The assembly 90 comprises a pair of lower first dice 14A and 14B connected to the substrate or leadframe 16. The lower dice 14A and 14B comprise face surfaces 18A and 18B, each having at least one flip chip electric connection 20A and 20B extending substantially perpendicularly from the bond pads 22A and 22B on the lower die face surfaces 18A and 18B. The flip chip electric connections 20A and 20B extend to the upper surface 24 of the substrate 16 in such a manner that the flip chip electric connections 20A and 20B make physical connection and electrical contact with the electrical contact elements 26 in or on the surface 24 of the substrate 16.
  • The back side 52 of second die 54 bridges and is adhered to both lower dice 14 with the layers of adhesive 28A and 28B applied over the lower die back sides 30A and 30B. The face side 56 of the second die 54 has a plurality of bond pads 58 disposed thereon. A plurality of bond wires 60 is attached between the second die bond pads 58 and corresponding trace or lead ends 40 on the upper surface 24 of the substrate 16. Additional components 62A and 62B, such as resistors, capacitors, or the like, may be adhered to the layers of adhesive 28A and 28B on the lower die back sides 30A and 30B. This arrangement frees up space on the substrate 16 that would normally be taken up by the components 62A and 62B. A second die-to-component bond wire 92 is attached between a respective first die bond pad 58 and the component 62B. A first component-to-substrate bond wire 94 is attached between the component 62B and the upper surface 24 of the substrate 16.
  • The back side 68 of the third die 70 is adhered to the second die 54 with the second layer of adhesive 72 applied on the second die face side 56. The face side 74 of the third die 70 has a plurality of bond pads 76 disposed thereon. A plurality of bond wires 78 is attached between the third die bond pads 76 and corresponding trace or lead ends 40 on the upper surface 24 of the substrate 16. A third die-to-component bond wire 96 is attached between a respective third die bond pad 76 and the component 62A. A second component-to-substrate bond wire 98 is attached between the component 62A to the upper surface 24 of the substrate 16.
  • FIG. 5 illustrates a second multiple base bare die assembly 100 of the present invention. Components common to the previous figures retain the same numeric designation. The assembly 100 comprises a pair of lower first dice 14A and 14B connected to the substrate or leadframe 16. The lower dice 14A and 14B comprise face surfaces 18A and 18B, each having at least one flip chip electric connection 20A and 20B extending substantially perpendicularly from the bond pads 22A and 22B on the lower die face surfaces 18A and 18B. The flip chip electric connections 20A and 20B extend to the upper surface 24 of the substrate 16 in such a manner that the flip chip electric connections 20A and 20B make physical connection and electrical contact with the electrical contact elements 26 in or on the surface 24 of the substrate 16.
  • The back side 52 of second die 54 bridges and is adhered to both lower dice 14A and 14B with the layers of adhesive 28A and 28B applied over the lower die back sides 30A and 30B. The face side 56 of the second die 54 has a plurality of bond pads 58 disposed thereon. A plurality of bond wires 60 is attached between the second die bond pads 58 and corresponding trace or lead ends 40 on the upper surface 24 of the substrate 16. An additional component 62, such as a resistor, capacitor, or the like, may be adhered to substrate or leadframe 16 by a layer of adhesive 65. A second die-to-component bond wire 92 is attached between a respective first die bond pad 58 and the component 62. A component-to-substrate bond wire 94 is attached between the component 62 and the upper surface 24 of the substrate 16.
  • It is, of course, understood that a number of configurations of this embodiment could be constructed. For example, multiple bridge dice may be employed over multiple lower dice; more than three levels of dice could be stacked; rectangular dice may be stacked with their major axes mutually perpendicular; a conductive die attach adhesive may be employed between a flipped base die and an upper stack die so that both dice may be grounded through the upper die's wire bonds to the substrate; bond pad layouts may be varied, and the like.
  • Having thus described in detail preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.

Claims (40)

1. A method of fabricating a multi-die assembly, comprising:
providing a substrate including conductors;
securing an active face-down base die to the substrate
electrically connecting the base die with a conductor of the substrate;
securing an active face-up stack die to the base die;
electrically connecting the stack die with a conductor of the substrate;
securing another stack die to the assembly;
electrically connecting the other stack die wit a conductor of the substrate;
securing a discrete component to at least one of the stack die, the other stack die, and the base die; and
electrically connecting the discrete component to at least one of the stack die, the other stack die, and the base die.
2. The method of claim 1, further comprising electrically connecting the discrete component to a conductor of the substrate.
3. The method of claim 2, further comprising electrically connecting the discrete component to at least one other of the stack die, the other stack die, and the base die.
4. The method of claim 1, wherein electrically connecting the discrete component to at least one of the stack die, the other stack die, and the base die includes extending a bond wire between the discrete component and at least one of the stack die, the other stack die, and the base die.
5. The method of claim 1, further comprising:
securing another discrete component to at least one of the stack die, the other stack die, the base die, and the substrate;
electrically connecting the other discrete component to at least one of the stack die, the other stack die, the base die, and a conductor of the substrate; and
electrically connecting the other discrete component to at least another of the stack die, the other stack die, the base die, and a conductor of the substrate.
6. The method of claim 1, wherein securing the stack die to the base die further includes providing a layer of epoxy adhesive between the stack die and the base die.
7. The method of claim 6, wherein providing a layer of epoxy adhesive includes providing a layer of electrically conductive epoxy adhesive.
8. The method of claim 7, further comprising electrically grounding the base die and the stack die via the layer of electrically conductive epoxy adhesive.
9. The method of claim 6, wherein securing a layer of epoxy adhesive between the stack die and the base die further includes curing the layer of epoxy adhesive.
10. The method of claim 1, wherein securing the other stack die to the assembly includes securing the other stack die to the stack die.
11. The method of claim 1, further comprising attaching a second active face-down base die to the substrate and electrically connecting the second base die with a conductor of the substrate.
12. The method of claim 11, further comprising bridging the stack die between the base die and the second base die.
13. The method of claim 12, further comprising:
securing an other discrete component to at least one of the stack die, the base die, the second base die, and the substrate; and
electrically connecting the other discrete component to at least one of the stack die, the base die, the second base die, and a conductor of the substrate.
14. The method of claim 13, further comprising electrically connecting the other discrete component to a different at least one of the stack die, the base die, the second base die, and a conductor of the substrate.
15. The method of claim 12, further comprising attaching an additional stack die to the bridge stack die.
16. A method of fabricating a semiconductor device, comprising:
attaching analogous sides of a first die and second die;
securing a discrete component to at least one of the first die and the second die; and
electrically connecting the discrete component to at least one of the first die and the second die.
17. The method of claim 16, wherein attaching analogous sides of the first die and the second die includes attaching the first die and the second die back-to-back.
18. The method of claim 16, further comprising attaching the first die to a substrate including conductors.
19. The method of claim 18, wherein attaching the first die to the substrate includes attaching an active face of the first die to the substrate.
20. The method of claim 18, further comprising electrically connecting the first die to a conductor of the substrate.
21. The method of claim 20, wherein electrically connecting the first die to a conductor of the substrate includes at least one of refluxing a solder ball, curing a conductive polymer ball, soldering a pin, and soldering a J-lead.
22. The method of claim 18, further comprising electrically connecting the discrete component to a conductor of the substrate.
23. The method of claim 18, further comprising electrically connecting the second die to a conductor of the substrate.
24. The method of claim 16, further comprising electrically connecting the discrete component to both the first die and the second die.
25. The method of claim 16, wherein attaching analogous sides of the first die and the second die includes attaching analogous sides of the first die and the second die such that the first die is laterally offset relative to the second die.
26. The method of claim 25, further comprising attaching an analogous side of a third die to the second die.
27. The method of claim 26, further comprising attaching another discrete component to at least one of the first die, the second die, and the third die and electrically connecting the other discrete component to at least one of the first die, the second die, and the third die.
28. The method of claim 27, further comprising electrically connecting the other discrete component to at least another of the first die, the second die, and the third die not previously electrically connected to the other discrete component.
29. The method of claim 16, further comprising attaching an additional die to the second die.
30. A method of assembling dice, comprising:
mounting a plurality of dice over a substrate, wherein at least two dice of the plurality exhibit different electrical connections to conductors of the substrate; and
mounting a discrete component to one of the plurality of dice, wherein the discrete component is electrically connected to at least one of the plurality of dice.
31. The method of claim 30, further comprising extending a wire bond to electrically connect one die of the at least two dice with a conductor of the substrate.
32. The method of claim 30, wherein mounting the die over the substrate includes forming a flip-chip arrangement with at least one of the at least two dice.
33. A method of fabricating a semiconductor device, comprising:
mounting a plurality of dice over a surface of a support structure, wherein at least one die's contact pads face towards the support surface and at least one other die's pads face away from the support surface; and
mounting a discrete component on at least one of the plurality of dice.
34. The method of claim 33, further comprising electrically connecting the plurality of dice to at least one conductor of the support surface.
35. The method of claim 33, further comprising electrically connecting the discrete component to at least one die of the plurality of dice.
36. The method of claim 35, further comprising electrically connecting the discrete component to a conductor of the support surface.
37. A method of fabricating a multi-die assembly, comprising:
providing a substrate including conductors;
attaching at least one base die to the substrate in electrical communication with a conductor of the substrate;
attaching at least one other base die to the substrate in electrical communication with a conductor of the substrate;
attaching at least one stack die back-to-back with the at least one base die and the at least one other base die such that the at least one stack die bridges the at least one base die and the at least one other base die;
electrically connecting the at least one stack die to a conductor of the substrate;
securing at least one discrete component to at least one of the at least one stack die, the at least one base die, the at least one other base die, and the substrate; and
electrically connecting the at least one discrete component and at least one of the at least one stack die, the at least one base die, the at least one other base die, and a conductor of the substrate.
38. A method of fabricating a dice stack, comprising:
providing a substrate including conductors;
attaching two base dice to the substrate, each being in electrical communication with at least one conductor of the substrate;
bridging the two base dice with a stack die such that similar sides of the stack die and the two base dice are attached;
electrically connecting the stack die to a conductor of the substrate;
securing a discrete component to at least one of the stack die, at least one of two base dice, and the substrate; and
electrically connecting the discrete component and at least one of the stack die, at least one of the two base dice, and a conductor of the substrate.
39. The method of claim 38, wherein attaching two base dice to the substrate further includes attaching an active face of at least one of the two base dice to the substrate.
40. A method of fabricating a multi-die assembly, comprising:
providing a substrate including conductors;
securing a base die to the substrate
electrically connecting the base die with a conductor of the substrate;
securing a stack die to the based die with a layer of electrically conductive epoxy adhesive;
providing a direct electrical path between the stack die and a conductor of the substrate; and
electrically grounding the at least one base die via the layer of electrically conductive epoxy adhesive and the at least one stack die.
US11/656,686 1996-02-20 2007-01-23 Method of fabricating a multi-die semiconductor package assembly Abandoned US20070117266A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US08/602,503 US7166495B2 (en) 1996-02-20 1996-02-20 Method of fabricating a multi-die semiconductor package assembly
US11/656,686 US20070117266A1 (en) 1996-02-20 2007-01-23 Method of fabricating a multi-die semiconductor package assembly

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/656,686 US20070117266A1 (en) 1996-02-20 2007-01-23 Method of fabricating a multi-die semiconductor package assembly

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/602,503 Continuation US7166495B2 (en) 1996-02-20 1996-02-20 Method of fabricating a multi-die semiconductor package assembly

Publications (1)

Publication Number Publication Date
US20070117266A1 true US20070117266A1 (en) 2007-05-24

Family

ID=24411614

Family Applications (3)

Application Number Title Priority Date Filing Date
US08/602,503 Expired - Fee Related US7166495B2 (en) 1996-02-20 1996-02-20 Method of fabricating a multi-die semiconductor package assembly
US09/510,817 Expired - Lifetime US6407456B1 (en) 1996-02-20 2000-02-23 Multi-chip device utilizing a flip chip and wire bond assembly
US11/656,686 Abandoned US20070117266A1 (en) 1996-02-20 2007-01-23 Method of fabricating a multi-die semiconductor package assembly

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08/602,503 Expired - Fee Related US7166495B2 (en) 1996-02-20 1996-02-20 Method of fabricating a multi-die semiconductor package assembly
US09/510,817 Expired - Lifetime US6407456B1 (en) 1996-02-20 2000-02-23 Multi-chip device utilizing a flip chip and wire bond assembly

Country Status (1)

Country Link
US (3) US7166495B2 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080029867A1 (en) * 2006-08-04 2008-02-07 Stats Chippac Ltd. Stackable multi-chip package system
US20080137312A1 (en) * 2006-12-07 2008-06-12 Stats Chippac Ltd. Integrated circuit package system employing thin profile techniques
US20080135989A1 (en) * 2006-12-07 2008-06-12 Stats Chippac Ltd. Integrated circuit package system employing structural support
US20080142942A1 (en) * 2006-12-19 2008-06-19 Yong Du Method and apparatus for multi-chip packaging
US20090189158A1 (en) * 2008-01-30 2009-07-30 Kabushiki Kaisha Toshiba Semiconductor device
US20100148349A1 (en) * 2008-12-15 2010-06-17 Hana Micron Co., Ltd. Semiconductor Package Having Support Chip And Fabrication Method Thereof
WO2011113136A1 (en) * 2010-03-18 2011-09-22 Mosaid Technologies Incorporated Multi-chip package with offset die stacking and method of making same
US20130049221A1 (en) * 2011-08-31 2013-02-28 Samsung Electronics Co., Ltd. Semiconductor package having plural semiconductor chips and method of forming the same
US20130075926A1 (en) * 2011-09-23 2013-03-28 JoHyun Bae Integrated circuit packaging system with package stacking and method of manufacture thereof
US8525334B2 (en) 2010-04-27 2013-09-03 International Rectifier Corporation Semiconductor on semiconductor substrate multi-chip-scale package
US8716065B2 (en) 2011-09-23 2014-05-06 Stats Chippac Ltd. Integrated circuit packaging system with encapsulation and method of manufacture thereof
WO2017111825A1 (en) * 2015-12-26 2017-06-29 Intel Corporation Hybrid technology 3-d die stacking
WO2019094097A1 (en) * 2017-11-13 2019-05-16 Micron Technology, Inc. Semiconductor devices with package-level configurability
US10403585B2 (en) 2017-11-13 2019-09-03 Micron Technology, Inc. Semiconductor devices with post-probe configurability
US10483241B1 (en) 2018-06-27 2019-11-19 Micron Technology, Inc. Semiconductor devices with through silicon vias and package-level configurability
US10580767B2 (en) 2018-11-27 2020-03-03 Micron Technology, Inc. Semiconductor devices with package-level configurability

Families Citing this family (183)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7166495B2 (en) * 1996-02-20 2007-01-23 Micron Technology, Inc. Method of fabricating a multi-die semiconductor package assembly
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US20040124545A1 (en) * 1996-12-09 2004-07-01 Daniel Wang High density integrated circuits and the method of packaging the same
US6501157B1 (en) * 1998-04-15 2002-12-31 Micron Technology, Inc. Substrate for accepting wire bonded or flip-chip components
JP3662461B2 (en) 1999-02-17 2005-06-22 シャープ株式会社 Semiconductor device and manufacturing method thereof
JP2001044362A (en) * 1999-07-27 2001-02-16 Mitsubishi Electric Corp Mounting structure and mounting method for semiconductor device
DE19940564C2 (en) * 1999-08-26 2002-03-21 Infineon Technologies Ag Chip card module and this comprehensive chip card, as well as methods for producing the chip card module
US20020074633A1 (en) * 2000-12-18 2002-06-20 Larson Lary R. Interconnection of active and passive components in substrate
JP2002204053A (en) * 2001-01-04 2002-07-19 Mitsubishi Electric Corp Method and apparatus for mounting circuit as well as semiconductor device
US6885106B1 (en) * 2001-01-11 2005-04-26 Tessera, Inc. Stacked microelectronic assemblies and methods of making same
JP4586273B2 (en) * 2001-01-15 2010-11-24 ソニー株式会社 Semiconductor device structure
JP4780844B2 (en) * 2001-03-05 2011-09-28 Okiセミコンダクタ株式会社 Semiconductor device
SG100635A1 (en) * 2001-03-09 2003-12-26 Micron Technology Inc Die support structure
US6798055B2 (en) 2001-03-12 2004-09-28 Micron Technology Die support structure
US20020127771A1 (en) * 2001-03-12 2002-09-12 Salman Akram Multiple die package
SG95637A1 (en) * 2001-03-15 2003-04-23 Micron Technology Inc Semiconductor/printed circuit board assembly, and computer system
WO2002082540A1 (en) * 2001-03-30 2002-10-17 Fujitsu Limited Semiconductor device, method of manufacture thereof, and semiconductor substrate
US7217597B2 (en) 2004-06-22 2007-05-15 Micron Technology, Inc. Die stacking scheme
US6441483B1 (en) * 2001-03-30 2002-08-27 Micron Technology, Inc. Die stacking scheme
JP3839323B2 (en) * 2001-04-06 2006-11-01 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
JP4454181B2 (en) * 2001-05-15 2010-04-21 富士通マイクロエレクトロニクス株式会社 Semiconductor device
JP2002353398A (en) * 2001-05-25 2002-12-06 Nec Kyushu Ltd Semiconductor device
US7042073B2 (en) * 2001-06-07 2006-05-09 Renesas Technology Corp. Semiconductor device and manufacturing method thereof
JP4790157B2 (en) * 2001-06-07 2011-10-12 ルネサスエレクトロニクス株式会社 Semiconductor device
JP2002373969A (en) * 2001-06-15 2002-12-26 Oki Electric Ind Co Ltd Semiconductor device and method of manufacturing semiconductor device
US6700794B2 (en) * 2001-07-26 2004-03-02 Harris Corporation Decoupling capacitor closely coupled with integrated circuit
US6680219B2 (en) * 2001-08-17 2004-01-20 Qualcomm Incorporated Method and apparatus for die stacking
US20030038356A1 (en) * 2001-08-24 2003-02-27 Derderian James M Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US6787926B2 (en) * 2001-09-05 2004-09-07 Taiwan Semiconductor Manufacturing Co., Ltd Wire stitch bond on an integrated circuit bond pad and method of making the same
US7332819B2 (en) * 2002-01-09 2008-02-19 Micron Technology, Inc. Stacked die in die BGA package
US6982485B1 (en) * 2002-02-13 2006-01-03 Amkor Technology, Inc. Stacking structure for semiconductor chips and a semiconductor package using it
JP2003309271A (en) * 2002-04-18 2003-10-31 Matsushita Electric Ind Co Ltd Mounting structure and mounting method for integrated circuit element
US6682955B2 (en) * 2002-05-08 2004-01-27 Micron Technology, Inc. Stacked die module and techniques for forming a stacked die module
JP2004028885A (en) 2002-06-27 2004-01-29 Fujitsu Ltd Semiconductor device, semiconductor package, and method of testing semiconductor device
US6891275B2 (en) * 2002-07-26 2005-05-10 Qualcomm Incorporated Method for accommodating small minimum die in wire bonded area array packages
US7132311B2 (en) * 2002-07-26 2006-11-07 Intel Corporation Encapsulation of a stack of semiconductor dice
US7326594B2 (en) 2002-07-31 2008-02-05 Microchip Technology Incorporated Connecting a plurality of bond pads and/or inner leads with a single bond wire
US7157790B2 (en) * 2002-07-31 2007-01-02 Microchip Technology Inc. Single die stitch bonding
US7351610B2 (en) * 2002-10-08 2008-04-01 Chippac, Inc. Method of fabricating a semiconductor multi-package module having a second package substrate with an exposed metal layer wire bonded to a first package substrate
US7358115B2 (en) * 2002-10-08 2008-04-15 Chippac, Inc. Method of fabricating a semiconductor assembly including chip scale package and second substrate with exposed substrate surfaces on upper and lower sides
US7049691B2 (en) 2002-10-08 2006-05-23 Chippac, Inc. Semiconductor multi-package module having inverted second package and including additional die or stacked package on second package
KR100618812B1 (en) * 2002-11-18 2006-09-05 삼성전자주식회사 Multi chip package having increased reliability
JP4615189B2 (en) * 2003-01-29 2011-01-19 シャープ株式会社 Semiconductor device and interposer chip
JP2004281634A (en) * 2003-03-14 2004-10-07 Renesas Technology Corp Method for manufacturing stacked package semiconductor device
TW588446B (en) * 2003-03-21 2004-05-21 Advanced Semiconductor Eng Multi-chips stacked package
TWI225291B (en) * 2003-03-25 2004-12-11 Advanced Semiconductor Eng Multi-chips module and manufacturing method thereof
US7034387B2 (en) * 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
TWI225292B (en) * 2003-04-23 2004-12-11 Advanced Semiconductor Eng Multi-chips stacked package
US6853064B2 (en) * 2003-05-12 2005-02-08 Micron Technology, Inc. Semiconductor component having stacked, encapsulated dice
US6833287B1 (en) * 2003-06-16 2004-12-21 St Assembly Test Services Inc. System for semiconductor package with stacked dies
KR20050000972A (en) * 2003-06-25 2005-01-06 주식회사 하이닉스반도체 Chip stack package
JP3880572B2 (en) * 2003-10-31 2007-02-14 沖電気工業株式会社 Semiconductor chip and semiconductor device
JP4381779B2 (en) * 2003-11-17 2009-12-09 株式会社ルネサステクノロジ Multi-chip module
KR20070088258A (en) * 2003-12-17 2007-08-29 스태츠 칩팩, 엘티디. Multiple chip package module having inverted package stacked over die
US6943294B2 (en) * 2003-12-22 2005-09-13 Intel Corporation Integrating passive components on spacer in stacked dies
CN100386873C (en) 2004-01-05 2008-05-07 扬智科技股份有限公司 Wire bonding packaging body
KR100621547B1 (en) * 2004-01-13 2006-09-14 삼성전자주식회사 Multi-chip package
US6937477B2 (en) * 2004-01-21 2005-08-30 Global Advanced Packaging Technology H.K. Limited Structure of gold fingers
US7122906B2 (en) * 2004-01-29 2006-10-17 Micron Technology, Inc. Die-wafer package and method of fabricating same
DE102004005586B3 (en) * 2004-02-04 2005-09-29 Infineon Technologies Ag Semiconductor device having a semiconductor chip stack on a rewiring plate and producing the same
US20050211667A1 (en) * 2004-03-26 2005-09-29 Lam Research Corporation Method and apparatus for measurement of thin films and residues on semiconductor substrates
EP1592062A1 (en) * 2004-04-29 2005-11-02 Kingston Technology Corporation Multi-level package for a memory module
US20050248028A1 (en) * 2004-05-05 2005-11-10 Cheng-Yen Huang Chip-packaging with bonding options connected to a package substrate
US20050258527A1 (en) * 2004-05-24 2005-11-24 Chippac, Inc. Adhesive/spacer island structure for multiple die package
US20050269692A1 (en) * 2004-05-24 2005-12-08 Chippac, Inc Stacked semiconductor package having adhesive/spacer structure and insulation
US8552551B2 (en) * 2004-05-24 2013-10-08 Chippac, Inc. Adhesive/spacer island structure for stacking over wire bonded die
DE102004032014A1 (en) * 2004-07-02 2005-09-22 Infineon Technologies Ag Circuit module, has passive component with contact areas, and elastic mechanical connection provided between component and one of semiconductor chips, where one contact area is electrically connected with contact areas of chips
US7253511B2 (en) * 2004-07-13 2007-08-07 Chippac, Inc. Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
TWI393228B (en) * 2004-12-14 2013-04-11 Freescale Semiconductor Inc Flip chip and wire bond semiconductor package
KR100843137B1 (en) * 2004-12-27 2008-07-02 삼성전자주식회사 Semiconductor device package
JP2006210802A (en) * 2005-01-31 2006-08-10 Nec Electronics Corp Semiconductor device
US20060186535A1 (en) * 2005-02-23 2006-08-24 Visteon Global Technologies, Inc. Semi-conductor die mount assembly
US7364945B2 (en) * 2005-03-31 2008-04-29 Stats Chippac Ltd. Method of mounting an integrated circuit package in an encapsulant cavity
KR101213661B1 (en) * 2005-03-31 2012-12-17 스태츠 칩팩, 엘티디. Semiconductor assembly including chip scale package and second substrate and having exposed substrate surfaces on upper and lower sides
WO2006105514A2 (en) * 2005-03-31 2006-10-05 Stats Chippac Ltd. Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
US7163839B2 (en) * 2005-04-27 2007-01-16 Spansion Llc Multi-chip module and method of manufacture
US7429786B2 (en) * 2005-04-29 2008-09-30 Stats Chippac Ltd. Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides
US7354800B2 (en) * 2005-04-29 2008-04-08 Stats Chippac Ltd. Method of fabricating a stacked integrated circuit package system
US7582960B2 (en) * 2005-05-05 2009-09-01 Stats Chippac Ltd. Multiple chip package module including die stacked over encapsulated package
JP4674113B2 (en) 2005-05-06 2011-04-20 Okiセミコンダクタ宮崎株式会社 Semiconductor device and manufacturing method thereof
TWI402658B (en) * 2005-05-13 2013-07-21 Avago Technologies General Ip Low frequency clock generation
US20060267173A1 (en) * 2005-05-26 2006-11-30 Sandisk Corporation Integrated circuit package having stacked integrated circuits and method therefor
US7394148B2 (en) * 2005-06-20 2008-07-01 Stats Chippac Ltd. Module having stacked chip scale semiconductor packages
KR100631959B1 (en) * 2005-09-07 2006-09-27 주식회사 하이닉스반도체 Stack type semiconductor package and manufacture method thereof
US7786572B2 (en) * 2005-09-13 2010-08-31 Taiwan Semiconductor Manufacturing Company, Ltd. System in package (SIP) structure
US8058933B2 (en) * 2005-09-21 2011-11-15 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Low frequency clock generation
TWI303873B (en) 2005-09-23 2008-12-01 Freescale Semiconductor Inc Method of making stacked die package
US7652922B2 (en) 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
TWI446356B (en) 2005-09-30 2014-07-21 Mosaid Technologies Inc Memory with output control and system thereof
US20070165457A1 (en) * 2005-09-30 2007-07-19 Jin-Ki Kim Nonvolatile memory system
US7429785B2 (en) * 2005-10-19 2008-09-30 Littelfuse, Inc. Stacked integrated circuit chip assembly
US7323968B2 (en) * 2005-12-09 2008-01-29 Sony Corporation Cross-phase adapter for powerline communications (PLC) network
US8258599B2 (en) * 2005-12-15 2012-09-04 Atmel Corporation Electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US20070138628A1 (en) * 2005-12-15 2007-06-21 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US7342308B2 (en) * 2005-12-20 2008-03-11 Atmel Corporation Component stacking for integrated circuit electronic package
US7456088B2 (en) 2006-01-04 2008-11-25 Stats Chippac Ltd. Integrated circuit package system including stacked die
US7768125B2 (en) 2006-01-04 2010-08-03 Stats Chippac Ltd. Multi-chip package system
US7750482B2 (en) 2006-02-09 2010-07-06 Stats Chippac Ltd. Integrated circuit package system including zero fillet resin
US8704349B2 (en) 2006-02-14 2014-04-22 Stats Chippac Ltd. Integrated circuit package system with exposed interconnects
KR100764682B1 (en) 2006-02-14 2007-10-08 인티그런트 테크놀로지즈(주) Ic chip and package
US7692295B2 (en) 2006-03-31 2010-04-06 Intel Corporation Single package wireless communication device
US7638867B2 (en) * 2006-06-02 2009-12-29 Intel Corporation Microelectronic package having solder-filled through-vias
US7554203B2 (en) * 2006-06-30 2009-06-30 Intel Corporation Electronic assembly with stacked IC's using two or more different connection technologies and methods of manufacture
US7932590B2 (en) * 2006-07-13 2011-04-26 Atmel Corporation Stacked-die electronics package with planar and three-dimensional inductor elements
TW200830527A (en) * 2007-01-05 2008-07-16 Via Tech Inc Multi-chip package and method of fabricating the same
TWI327365B (en) * 2007-01-19 2010-07-11 Chipmos Technologies Inc Zigzag-stacked chip package structure
CN100550373C (en) 2007-01-19 2009-10-14 威盛电子股份有限公司 Multichip packaging structure and its production method
DE102007018914B4 (en) * 2007-04-19 2019-01-17 Infineon Technologies Ag Semiconductor device with a semiconductor chip stack and method for producing the same
US7829998B2 (en) 2007-05-04 2010-11-09 Stats Chippac, Ltd. Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer
US8445325B2 (en) * 2007-05-04 2013-05-21 Stats Chippac, Ltd. Package-in-package using through-hole via die on saw streets
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US8723332B2 (en) * 2007-06-11 2014-05-13 Invensas Corporation Electrically interconnected stacked die assemblies
US7880309B2 (en) * 2007-07-30 2011-02-01 Qimonda Ag Arrangement of stacked integrated circuit dice having a direct electrical connection
WO2009035849A2 (en) 2007-09-10 2009-03-19 Vertical Circuits, Inc. Semiconductor die mount by conformal die coating
US7867819B2 (en) * 2007-12-27 2011-01-11 Sandisk Corporation Semiconductor package including flip chip controller at bottom of die stack
TWI515863B (en) * 2008-03-12 2016-01-01 英維瑟斯公司 Support mounted electrically interconnected die assembly
US20090230524A1 (en) * 2008-03-14 2009-09-17 Pao-Huei Chang Chien Semiconductor chip package having ground and power regions and manufacturing methods thereof
TWI372458B (en) * 2008-05-12 2012-09-11 Advanced Semiconductor Eng Stacked type chip package structure
US7863159B2 (en) * 2008-06-19 2011-01-04 Vertical Circuits, Inc. Semiconductor die separation method
US7847415B2 (en) * 2008-07-18 2010-12-07 Qimonda Ag Method for manufacturing a multichip module assembly
FI122217B (en) * 2008-07-22 2011-10-14 Imbera Electronics Oy Multi-chip package and manufacturing method
US20100019362A1 (en) * 2008-07-23 2010-01-28 Manolito Galera Isolated stacked die semiconductor packages
US7960211B2 (en) * 2008-07-23 2011-06-14 Fairchild Semiconductor Corporation Semiconductor system-in-package and method for making the same
CN101651106B (en) * 2008-08-15 2012-01-04 坤远科技股份有限公司 Manufacturing method of stacked chip package structure
US20100044850A1 (en) * 2008-08-21 2010-02-25 Advanced Semiconductor Engineering, Inc. Advanced quad flat non-leaded package structure and manufacturing method thereof
US8415203B2 (en) * 2008-09-29 2013-04-09 Freescale Semiconductor, Inc. Method of forming a semiconductor package including two devices
US7820485B2 (en) * 2008-09-29 2010-10-26 Freescale Semiconductor, Inc. Method of forming a package with exposed component surfaces
US8080885B2 (en) * 2008-11-19 2011-12-20 Stats Chippac Ltd. Integrated circuit packaging system with multi level contact and method of manufacture thereof
US8124447B2 (en) 2009-04-10 2012-02-28 Advanced Semiconductor Engineering, Inc. Manufacturing method of advanced quad flat non-leaded package
US8680687B2 (en) * 2009-06-26 2014-03-25 Invensas Corporation Electrical interconnect for die stacked in zig-zag configuration
KR100935854B1 (en) 2009-09-22 2010-01-08 테세라 리써치 엘엘씨 Microelectronic assembly with impedance controlled wirebond and reference wirebond
KR100950511B1 (en) 2009-09-22 2010-03-30 테세라 리써치 엘엘씨 Microelectronic assembly with impedance controlled wirebond and conductive reference element
TWI520213B (en) 2009-10-27 2016-02-01 英維瑟斯公司 Selective die electrical insulation by additive process
TWI544604B (en) 2009-11-04 2016-08-01 英維瑟斯公司 Stacked die assembly having reduced stress electrical interconnects
US20110163430A1 (en) * 2010-01-06 2011-07-07 Advanced Semiconductor Engineering, Inc. Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof
CN102130098B (en) 2010-01-20 2015-11-25 飞思卡尔半导体公司 Double-tube-core semiconductor package
KR101046394B1 (en) * 2010-02-03 2011-07-05 주식회사 하이닉스반도체 Stack package
TWI409933B (en) * 2010-06-15 2013-09-21 Powertech Technology Inc Chip stacked package structure and its fabrication method
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8853708B2 (en) * 2010-09-16 2014-10-07 Tessera, Inc. Stacked multi-die packages with impedance control
US9136197B2 (en) 2010-09-16 2015-09-15 Tessera, Inc. Impedence controlled packages with metal sheet or 2-layer RDL
US8786083B2 (en) 2010-09-16 2014-07-22 Tessera, Inc. Impedance controlled packages with metal sheet or 2-layer RDL
US8581377B2 (en) 2010-09-16 2013-11-12 Tessera, Inc. TSOP with impedance control
JP2012230981A (en) * 2011-04-26 2012-11-22 Elpida Memory Inc Semiconductor device and manufacturing method of the same
KR101128063B1 (en) 2011-05-03 2012-04-23 테세라, 인코포레이티드 Package-on-package assembly with wire bonds to encapsulation surface
US9324659B2 (en) * 2011-08-01 2016-04-26 Stats Chippac, Ltd. Semiconductor device and method of forming POP with stacked semiconductor die and bumps formed directly on the lower die
US9524957B2 (en) 2011-08-17 2016-12-20 Intersil Americas LLC Back-to-back stacked dies
US8704364B2 (en) * 2012-02-08 2014-04-22 Xilinx, Inc. Reducing stress in multi-die integrated circuit structures
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8704384B2 (en) 2012-02-17 2014-04-22 Xilinx, Inc. Stacked die assembly
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US8957512B2 (en) 2012-06-19 2015-02-17 Xilinx, Inc. Oversized interposer
US8869088B1 (en) 2012-06-27 2014-10-21 Xilinx, Inc. Oversized interposer formed from a multi-pattern region mask
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9026872B2 (en) 2012-08-16 2015-05-05 Xilinx, Inc. Flexible sized die for use in multi-die integrated circuit
US9547034B2 (en) 2013-07-03 2017-01-17 Xilinx, Inc. Monolithic integrated circuit die having modular die regions stitched together
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9915869B1 (en) 2014-07-01 2018-03-13 Xilinx, Inc. Single mask set used for interposer fabrication of multiple products
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9570381B2 (en) 2015-04-02 2017-02-14 Advanced Semiconductor Engineering, Inc. Semiconductor packages and related manufacturing methods
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US20170084589A1 (en) * 2015-09-23 2017-03-23 Mediatek Inc. Semiconductor package structure and method for forming the same
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) * 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10566310B2 (en) 2016-04-11 2020-02-18 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
WO2018125163A1 (en) * 2016-12-29 2018-07-05 Intel Corporation Multi-point stacked die wirebonding for improved power delivery

Citations (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247596A (en) * 1979-05-10 1981-01-27 Yee Tin B Electrical fiber conductor
US4377619A (en) * 1981-05-08 1983-03-22 Bell Telephone Laboratories, Incorporated Prevention of surface mass migration by means of a polymeric surface coating
US4447857A (en) * 1981-12-09 1984-05-08 International Business Machines Corporation Substrate with multiple type connections
US4567643A (en) * 1983-10-24 1986-02-04 Sintra-Alcatel Method of replacing an electronic component connected to conducting tracks on a support substrate
US4991000A (en) * 1989-08-31 1991-02-05 Bone Robert L Vertically interconnected integrated circuit chip system
US5008736A (en) * 1989-11-20 1991-04-16 Motorola, Inc. Thermal protection method for a power device
US5012323A (en) * 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5228192A (en) * 1990-10-29 1993-07-20 Harris Corporation Method of manufacturing a multi-layered ic packaging assembly
US5252857A (en) * 1991-08-05 1993-10-12 International Business Machines Corporation Stacked DCA memory chips
US5279991A (en) * 1992-05-15 1994-01-18 Irvine Sensors Corporation Method for fabricating stacks of IC chips by segmenting a larger stack
US5281846A (en) * 1990-05-29 1994-01-25 Texas Instruments Deutschland Gmbh Electronic device having a discrete capacitor adherently mounted to a lead frame
US5291061A (en) * 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5291064A (en) * 1991-04-16 1994-03-01 Nec Corporation Package structure for semiconductor device having a flexible wiring circuit member spaced from the package casing
US5311059A (en) * 1992-01-24 1994-05-10 Motorola, Inc. Backplane grounding for flip-chip integrated circuit
US5322207A (en) * 1993-05-03 1994-06-21 Micron Semiconductor Inc. Method and apparatus for wire bonding semiconductor dice to a leadframe
US5323060A (en) * 1993-06-02 1994-06-21 Micron Semiconductor, Inc. Multichip module having a stacked chip arrangement
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection
US5387815A (en) * 1991-07-12 1995-02-07 Sumitomo Electric Industries, Ltd. Semiconductor chip module
US5394303A (en) * 1992-09-11 1995-02-28 Kabushiki Kaisha Toshiba Semiconductor device
US5399903A (en) * 1990-08-15 1995-03-21 Lsi Logic Corporation Semiconductor device having an universal die size inner lead layout
US5399898A (en) * 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5426566A (en) * 1991-09-30 1995-06-20 International Business Machines Corporation Multichip integrated circuit packages and systems
US5434745A (en) * 1994-07-26 1995-07-18 White Microelectronics Div. Of Bowmar Instrument Corp. Stacked silicon die carrier assembly
US5436203A (en) * 1994-07-05 1995-07-25 Motorola, Inc. Shielded liquid encapsulated semiconductor device and method for making the same
US5467253A (en) * 1994-06-30 1995-11-14 Motorola, Inc. Semiconductor chip package and method of forming
US5468999A (en) * 1994-05-26 1995-11-21 Motorola, Inc. Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding
US5483024A (en) * 1993-10-08 1996-01-09 Texas Instruments Incorporated High density semiconductor package
US5508561A (en) * 1993-11-15 1996-04-16 Nec Corporation Apparatus for forming a double-bump structure used for flip-chip mounting
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5527740A (en) * 1994-06-28 1996-06-18 Intel Corporation Manufacturing dual sided wire bonded integrated circuit chip packages using offset wire bonds and support block cavities
US5600175A (en) * 1994-07-27 1997-02-04 Texas Instruments Incorporated Apparatus and method for flat circuit assembly
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5721452A (en) * 1995-08-16 1998-02-24 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5804004A (en) * 1992-05-11 1998-09-08 Nchip, Inc. Stacked devices for multichip modules
US5851845A (en) * 1995-12-18 1998-12-22 Micron Technology, Inc. Process for packaging a semiconductor die using dicing and testing
US5855821A (en) * 1995-12-22 1999-01-05 Johnson Matthey, Inc. Materials for semiconductor device assemblies
US5874781A (en) * 1995-08-16 1999-02-23 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5886412A (en) * 1995-08-16 1999-03-23 Micron Technology, Inc. Angularly offset and recessed stacked die multichip device
US5917242A (en) * 1996-05-20 1999-06-29 Micron Technology, Inc. Combination of semiconductor interconnect
US5923955A (en) * 1998-05-28 1999-07-13 Xerox Corporation Fine flip chip interconnection
US6002177A (en) * 1995-12-27 1999-12-14 International Business Machines Corporation High density integrated circuit packaging with chip stacking and via interconnections
US6077725A (en) * 1992-09-03 2000-06-20 Lucent Technologies Inc Method for assembling multichip modules
US6165815A (en) * 1996-02-20 2000-12-26 Micron Technology, Inc. Method of fabrication of stacked semiconductor devices
US6215193B1 (en) * 1999-04-21 2001-04-10 Advanced Semiconductor Engineering, Inc. Multichip modules and manufacturing method therefor
US7166495B2 (en) * 1996-02-20 2007-01-23 Micron Technology, Inc. Method of fabricating a multi-die semiconductor package assembly

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS628534A (en) * 1985-07-04 1987-01-16 Seiko Epson Corp Mounting structure for semiconductor device
JPS63104343A (en) * 1986-10-21 1988-05-09 Mitsubishi Electric Corp Semiconductor device
JPS63179537A (en) * 1987-01-21 1988-07-23 Fujitsu Ltd Mounting method of semiconductor device
JPS6430730A (en) * 1987-07-27 1989-02-01 Ube Industries Shrink packaging film for multi-hanger
JPH01303730A (en) 1988-06-01 1989-12-07 Hitachi Ltd Mounting structure of semiconductor element and manufacture thereof
JPH0513665A (en) * 1991-06-28 1993-01-22 Nec Corp Method for mounting tab chip

Patent Citations (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247596A (en) * 1979-05-10 1981-01-27 Yee Tin B Electrical fiber conductor
US4377619A (en) * 1981-05-08 1983-03-22 Bell Telephone Laboratories, Incorporated Prevention of surface mass migration by means of a polymeric surface coating
US4447857A (en) * 1981-12-09 1984-05-08 International Business Machines Corporation Substrate with multiple type connections
US4567643A (en) * 1983-10-24 1986-02-04 Sintra-Alcatel Method of replacing an electronic component connected to conducting tracks on a support substrate
US4991000A (en) * 1989-08-31 1991-02-05 Bone Robert L Vertically interconnected integrated circuit chip system
US5012323A (en) * 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5008736A (en) * 1989-11-20 1991-04-16 Motorola, Inc. Thermal protection method for a power device
US5281846A (en) * 1990-05-29 1994-01-25 Texas Instruments Deutschland Gmbh Electronic device having a discrete capacitor adherently mounted to a lead frame
US5399903A (en) * 1990-08-15 1995-03-21 Lsi Logic Corporation Semiconductor device having an universal die size inner lead layout
US5228192A (en) * 1990-10-29 1993-07-20 Harris Corporation Method of manufacturing a multi-layered ic packaging assembly
US5291064A (en) * 1991-04-16 1994-03-01 Nec Corporation Package structure for semiconductor device having a flexible wiring circuit member spaced from the package casing
US5387815A (en) * 1991-07-12 1995-02-07 Sumitomo Electric Industries, Ltd. Semiconductor chip module
US5252857A (en) * 1991-08-05 1993-10-12 International Business Machines Corporation Stacked DCA memory chips
US5426566A (en) * 1991-09-30 1995-06-20 International Business Machines Corporation Multichip integrated circuit packages and systems
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5311059A (en) * 1992-01-24 1994-05-10 Motorola, Inc. Backplane grounding for flip-chip integrated circuit
US5804004A (en) * 1992-05-11 1998-09-08 Nchip, Inc. Stacked devices for multichip modules
US5279991A (en) * 1992-05-15 1994-01-18 Irvine Sensors Corporation Method for fabricating stacks of IC chips by segmenting a larger stack
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5502289A (en) * 1992-05-22 1996-03-26 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5495398A (en) * 1992-05-22 1996-02-27 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5399898A (en) * 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
US6077725A (en) * 1992-09-03 2000-06-20 Lucent Technologies Inc Method for assembling multichip modules
US5394303A (en) * 1992-09-11 1995-02-28 Kabushiki Kaisha Toshiba Semiconductor device
US5291061A (en) * 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection
US5322207A (en) * 1993-05-03 1994-06-21 Micron Semiconductor Inc. Method and apparatus for wire bonding semiconductor dice to a leadframe
US5323060A (en) * 1993-06-02 1994-06-21 Micron Semiconductor, Inc. Multichip module having a stacked chip arrangement
US5483024A (en) * 1993-10-08 1996-01-09 Texas Instruments Incorporated High density semiconductor package
US5508561A (en) * 1993-11-15 1996-04-16 Nec Corporation Apparatus for forming a double-bump structure used for flip-chip mounting
US5468999A (en) * 1994-05-26 1995-11-21 Motorola, Inc. Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding
US5527740A (en) * 1994-06-28 1996-06-18 Intel Corporation Manufacturing dual sided wire bonded integrated circuit chip packages using offset wire bonds and support block cavities
US5467253A (en) * 1994-06-30 1995-11-14 Motorola, Inc. Semiconductor chip package and method of forming
US5436203A (en) * 1994-07-05 1995-07-25 Motorola, Inc. Shielded liquid encapsulated semiconductor device and method for making the same
US5434745A (en) * 1994-07-26 1995-07-18 White Microelectronics Div. Of Bowmar Instrument Corp. Stacked silicon die carrier assembly
US5600175A (en) * 1994-07-27 1997-02-04 Texas Instruments Incorporated Apparatus and method for flat circuit assembly
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5886412A (en) * 1995-08-16 1999-03-23 Micron Technology, Inc. Angularly offset and recessed stacked die multichip device
US5963794A (en) * 1995-08-16 1999-10-05 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5721452A (en) * 1995-08-16 1998-02-24 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5874781A (en) * 1995-08-16 1999-02-23 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US6051886A (en) * 1995-08-16 2000-04-18 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5851845A (en) * 1995-12-18 1998-12-22 Micron Technology, Inc. Process for packaging a semiconductor die using dicing and testing
US5855821A (en) * 1995-12-22 1999-01-05 Johnson Matthey, Inc. Materials for semiconductor device assemblies
US6002177A (en) * 1995-12-27 1999-12-14 International Business Machines Corporation High density integrated circuit packaging with chip stacking and via interconnections
US6165815A (en) * 1996-02-20 2000-12-26 Micron Technology, Inc. Method of fabrication of stacked semiconductor devices
US6337227B1 (en) * 1996-02-20 2002-01-08 Micron Technology, Inc. Method of fabrication of stacked semiconductor devices
US6140149A (en) * 1996-02-20 2000-10-31 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US7166495B2 (en) * 1996-02-20 2007-01-23 Micron Technology, Inc. Method of fabricating a multi-die semiconductor package assembly
US5917242A (en) * 1996-05-20 1999-06-29 Micron Technology, Inc. Combination of semiconductor interconnect
US6071754A (en) * 1996-11-20 2000-06-06 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5973403A (en) * 1996-11-20 1999-10-26 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US6399416B1 (en) * 1996-11-20 2002-06-04 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US6605489B2 (en) * 1996-11-20 2003-08-12 Micron Technology, Inc. Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5923955A (en) * 1998-05-28 1999-07-13 Xerox Corporation Fine flip chip interconnection
US6215193B1 (en) * 1999-04-21 2001-04-10 Advanced Semiconductor Engineering, Inc. Multichip modules and manufacturing method therefor

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100038768A1 (en) * 2006-08-04 2010-02-18 Young Cheol Kim Integrated circuit package system for package stacking and manufacturing method thereof
US8067272B2 (en) 2006-08-04 2011-11-29 Stats Chippac Ltd. Integrated circuit package system for package stacking and manufacturing method thereof
US20080029867A1 (en) * 2006-08-04 2008-02-07 Stats Chippac Ltd. Stackable multi-chip package system
US7622333B2 (en) 2006-08-04 2009-11-24 Stats Chippac Ltd. Integrated circuit package system for package stacking and manufacturing method thereof
US20080137312A1 (en) * 2006-12-07 2008-06-12 Stats Chippac Ltd. Integrated circuit package system employing thin profile techniques
US20080135989A1 (en) * 2006-12-07 2008-06-12 Stats Chippac Ltd. Integrated circuit package system employing structural support
US7759783B2 (en) * 2006-12-07 2010-07-20 Stats Chippac Ltd. Integrated circuit package system employing thin profile techniques
US7683467B2 (en) * 2006-12-07 2010-03-23 Stats Chippac Ltd. Integrated circuit package system employing structural support
US7691668B2 (en) * 2006-12-19 2010-04-06 Spansion Llc Method and apparatus for multi-chip packaging
US20080142942A1 (en) * 2006-12-19 2008-06-19 Yong Du Method and apparatus for multi-chip packaging
US20100164124A1 (en) * 2006-12-19 2010-07-01 Yong Du Method and apparatus for multi-chip packaging
US8324716B2 (en) 2006-12-19 2012-12-04 Spansion Llc Method and apparatus for multi-chip packaging
US20090189158A1 (en) * 2008-01-30 2009-07-30 Kabushiki Kaisha Toshiba Semiconductor device
US7968997B2 (en) * 2008-01-30 2011-06-28 Kabushiki Kaisha Toshiba Semiconductor device
US20100148349A1 (en) * 2008-12-15 2010-06-17 Hana Micron Co., Ltd. Semiconductor Package Having Support Chip And Fabrication Method Thereof
CN103098206A (en) * 2010-03-18 2013-05-08 莫塞德技术公司 Multi-chip package with offset die stacking and method of making same
WO2011113136A1 (en) * 2010-03-18 2011-09-22 Mosaid Technologies Incorporated Multi-chip package with offset die stacking and method of making same
US8502368B2 (en) 2010-03-18 2013-08-06 Mosaid Technologies Incorporated Multi-chip package with offset die stacking
US8525334B2 (en) 2010-04-27 2013-09-03 International Rectifier Corporation Semiconductor on semiconductor substrate multi-chip-scale package
US20130049221A1 (en) * 2011-08-31 2013-02-28 Samsung Electronics Co., Ltd. Semiconductor package having plural semiconductor chips and method of forming the same
US8664780B2 (en) * 2011-08-31 2014-03-04 Samsung Electronics Co., Ltd. Semiconductor package having plural semiconductor chips and method of forming the same
US20130075926A1 (en) * 2011-09-23 2013-03-28 JoHyun Bae Integrated circuit packaging system with package stacking and method of manufacture thereof
US8698297B2 (en) * 2011-09-23 2014-04-15 Stats Chippac Ltd. Integrated circuit packaging system with stack device
US8716065B2 (en) 2011-09-23 2014-05-06 Stats Chippac Ltd. Integrated circuit packaging system with encapsulation and method of manufacture thereof
US9349666B1 (en) 2011-09-23 2016-05-24 Stats Chippac Ltd. Integrated circuit packaging system with package stacking
WO2017111825A1 (en) * 2015-12-26 2017-06-29 Intel Corporation Hybrid technology 3-d die stacking
WO2019094097A1 (en) * 2017-11-13 2019-05-16 Micron Technology, Inc. Semiconductor devices with package-level configurability
US10312232B1 (en) 2017-11-13 2019-06-04 Micron Technology, Inc. Semiconductor devices with package-level configurability
US10403585B2 (en) 2017-11-13 2019-09-03 Micron Technology, Inc. Semiconductor devices with post-probe configurability
US10483241B1 (en) 2018-06-27 2019-11-19 Micron Technology, Inc. Semiconductor devices with through silicon vias and package-level configurability
US10580767B2 (en) 2018-11-27 2020-03-03 Micron Technology, Inc. Semiconductor devices with package-level configurability

Also Published As

Publication number Publication date
US6407456B1 (en) 2002-06-18
US7166495B2 (en) 2007-01-23
US20020045290A1 (en) 2002-04-18

Similar Documents

Publication Publication Date Title
US9613922B2 (en) Semiconductor device and manufacturing method thereof
US8703599B2 (en) Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US8269328B2 (en) Stacked die package for peripheral and center device pad layout device
US7999378B2 (en) Semiconductor devices including semiconductor dice in laterally offset stacked arrangement
US8049317B2 (en) Grid array packages
US6759307B1 (en) Method to prevent die attach adhesive contamination in stacked chips
US6617684B2 (en) Packaged die on PCB with heat sink encapsulant
US6072233A (en) Stackable ball grid array package
US6462412B2 (en) Foldable, flexible laminate type semiconductor apparatus with reinforcing and heat-radiating plates
US7298032B2 (en) Semiconductor multi-chip package and fabrication method
US5689135A (en) Multi-chip device and method of fabrication employing leads over and under processes
US6333562B1 (en) Multichip module having stacked chip arrangement
US6768190B2 (en) Stack type flip-chip package
US8101459B2 (en) Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween
JP3916854B2 (en) Wiring board, semiconductor device, and package stack semiconductor device
JP3762844B2 (en) Opposite multichip package
US6731015B2 (en) Super low profile package with stacked dies
JP5005534B2 (en) Semiconductor multi-package module comprising a die and an inverted land grid array package stacked over a ball grid array package
US5770888A (en) Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package
US7115977B2 (en) Multi-chip package type semiconductor device
US6621169B2 (en) Stacked semiconductor device and method of producing the same
US6369448B1 (en) Vertically integrated flip chip semiconductor package
US6982485B1 (en) Stacking structure for semiconductor chips and a semiconductor package using it
US7115441B2 (en) Semiconductor package with semiconductor chips stacked therein and method of making the package
US6563212B2 (en) Semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION