US20070115720A1 - Non-volatile semiconductor memory device and method for operating a non-volatile memory device - Google Patents

Non-volatile semiconductor memory device and method for operating a non-volatile memory device Download PDF

Info

Publication number
US20070115720A1
US20070115720A1 US11/287,462 US28746205A US2007115720A1 US 20070115720 A1 US20070115720 A1 US 20070115720A1 US 28746205 A US28746205 A US 28746205A US 2007115720 A1 US2007115720 A1 US 2007115720A1
Authority
US
United States
Prior art keywords
memory
column
redundancy
array
volatile
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/287,462
Other versions
US7403417B2 (en
Inventor
Zeev Cohen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Polaris Innovations Ltd
Original Assignee
Qimonda AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qimonda AG filed Critical Qimonda AG
Priority to US11/287,462 priority Critical patent/US7403417B2/en
Assigned to INFINEON TECHNOLOGIES FLASH GMBH & CO. KG reassignment INFINEON TECHNOLOGIES FLASH GMBH & CO. KG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: COHEN, ZEEV
Publication of US20070115720A1 publication Critical patent/US20070115720A1/en
Application granted granted Critical
Publication of US7403417B2 publication Critical patent/US7403417B2/en
Assigned to QIMONDA AG reassignment QIMONDA AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES FLASH GMBH & CO. KG
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: QIMONDA AG
Assigned to POLARIS INNOVATIONS LIMITED reassignment POLARIS INNOVATIONS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/78Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage

Abstract

Embodiments of the invention relate to non-volatile memory devices and their methods of manufacture. Embodiments comprise an array of non-volatile memory cells, the array comprising a multiplicity of array columns having at least one redundant column of non-volatile memory cells adapted to replace a defective array column, a column decoder, and a column redundancy unit. The column decoder is adapted to receive an address of a memory cell to which data is to be written or from which data is to be read. The column redundancy unit is adapted to decide whether the decoded address is to be written to or read from an array from or a redundant column. The data required by the column redundancy unit is stored in a column redundancy memory, which is connected to the column redundancy unit by means of a dedicated column redundancy bus.

Description

    TECHNICAL FIELD
  • This invention relates generally to semiconductor memory, and more particularly to methods for manufacturing and operating, and structures for redundant memory array columns of non-volatile memory cells for replacing a defective array columns.
  • BACKGROUND
  • Non-volatile memory devices, such as electrical erasable programmable read-only memories (EEPROM) or flash EEPROMs usually comprise a relatively large amount of memory cells. The memory cells are, for example, modified MOSFET transistors with an additional floating gate or a nitride layer, which is used to store an electrical charge representing a programming state of the memory cell.
  • Such memory cells are usually arranged in an array structure, with the rows of the array being selected by an associated wordline and the columns of the array being selected by an associated bitline.
  • During manufacturing of such large semiconductor circuits, individual memory cells or entire rows or columns of the array can turn out to be defective. Consequently, in a wafer sort process, in which the memory devices are tested and defective cells are identified, these cells are marked as unusable.
  • In order to maintain the overall memory capacity of the memory device, most memory devices include a number of redundant columns of memory cells, which are configured to replace memory cells identified as being defective during the wafer sort process.
  • U.S. Pat. No. 5,968,183, which is incorporated herein by reference, describes a memory device with a column redundancy unit in a peripheral circuit area. In order to transfer data required by the column redundancy unit between the column redundancy unit and the memory area, a common data bus is used in a time-shared transfer approach.
  • According to the prior art, column redundancy data required to decide whether a particular memory cell of the array is being replaced by a cell in one of the redundant columns must be loaded over a data bus connecting, among others, the column redundancy unit and the memory area. The decision made by the column redundancy unit then needs to be transferred back over the data bus, before the read or write operation can take place. Thus, the time it takes to transfer this data over the data bus affects the speed of the memory device.
  • In general, there exists a need for faster memory devices with increased storage capacity. As a result, the processing of column redundancy data becomes more important and increasingly limits the overall performance of memory devices. Consequently, there is a need for non-volatile semiconductor memory device with increased performance.
  • SUMMARY OF THE INVENTION
  • These and other problems are generally solved or circumvented, and technical advantages are generally achieved by preferred embodiments of the present invention that provide methods and structures for semiconductor memory. In an embodiment, a column decoder is adapted to receive an address of a memory cell to which data is to be written or from which data is to be read. The column redundancy unit is adapted to decide whether the decoded address is to be written to or read from an array column or a redundant column. The data required by the column redundancy unit is stored in a column redundancy memory, which is connected to the column redundancy unit by a dedicated column redundancy bus.
  • By having a dedicated bus between the column redundancy unit and the column redundancy memory, data transfer between these two units can take place without occupying the data bus of the memory device. Consequently, other operations can take place on the data bus in parallel, for example, writing data to be written into an input latch or reading data read from the memory array from an output latch.
  • In addition, the data transfer on a dedicated bus can be made faster than on a shared data bus, because with a shared data bus other bus members, which are not involved in the transmission of the column redundancy data, may force the bus to operate at a lower speed.
  • According to an embodiment of the invention, the column redundancy memory is included within the column redundancy unit. By integrating the column redundancy memory into the column redundancy unit, transfer times between the memory and the column redundancy unit is minimized as the length of the dedicated bus also becomes minimal.
  • According to another embodiment of the invention, the column redundancy memory comprises a static memory. Using preferred fast static memories such as SRAM, the overall performance of the column redundancy unit can be further improved upon.
  • According to yet another embodiment of the invention, the memory device comprises a memory area, comprising the array of memory cells and the redundant columns of memory cells, and a circuitry area, comprising the column decoder, the column redundancy unit and the column redundancy memory. The memory area and the circuitry area are connected by a data bus, which can be used in parallel to the dedicated bus between the column redundancy unit and the column redundancy memory.
  • According to another aspect of the invention, a method for operating a non-volatile memory device is provided. In a first step of the method, column redundancy data is read from a non-volatile memory area and transferred to the column redundancy memory. This can take place, for example, during the initialization of the memory device. During operation, whenever the memory device receives a request to write or read data into the memory area, related column redundancy data is already stored in the column redundancy memory. This data is then loaded using a dedicated bus from the column redundancy memory into the column redundancy unit. The column redundancy unit uses the data in order to decide whether or not the address is contained in a defective array column, which this needs to be replaced by a redundant column, or can be written to or read from a memory cell of one of the array columns directly. The outcome of this decision, i.e. the control data required to access the physical memory cell to be used, is then transferred from the column redundancy unit to the memory area.
  • Additional features and advantages of embodiments of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the specific embodiments disclosed might be readily utilized as a basis for modifying or designing other structures or processes for carrying out the purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions and variations on the example embodiments described do not depart from the spirit and scope of the invention as set forth in the appended claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
  • FIG. 1 shows a schematic setup of a non-volatile memory device in accordance with an embodiment of the present invention;
  • FIG. 2 shows a flow diagram of a method used during wafer sorting of an embodiment of the present invention;
  • FIG. 3 shows a method for initialization of a semiconductor memory device in accordance with an embodiment of the present invention; and
  • FIG. 4 shows a flow diagram for a method for reading a memory cell of a semiconductor memory device in accordance with an embodiment of the present invention.
  • Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the preferred embodiments and are not necessarily drawn to scale. To more clearly illustrate certain embodiments, a letter indicating variations of the same structure, material, or process step may follow a figure number.
  • The following list of reference symbols can be used in conjunction with the figures:
    1 memory device
    2 memory area
    3 circuitry area
    4 array of memory cell
    5 redundant column
    6 bitline
    7 column multiplexer
    8 redundant bitline
    9 redundant multiplexer
    10 column decoder
    11 column redundancy unit
    12 first sense amplifier
    13 second sense amplifier
    14 selection multiplexer
    15 output latch
    16 data bus
    17 column redundancy controller
    18 column redundancy memory
    19 dedicated bus
    20 wordline
    21-47 method steps
  • DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
  • FIG. 1 shows a schematic setup of a semiconductor memory device 1 in accordance with an embodiment of the present invention. The memory device 1 comprises a memory area 2 and a circuitry area 3.
  • The memory area 2 comprises an array 4 of non-volatile memory cells organized in columns and rows and several redundant columns 5 of non-volatile memory cells. The rows of the array 4 and the columns 5 are connected by wordlines 20. The columns of the array 4 of memory cells are connected by bitlines 6 to a column multiplexer 7, which can be used to select one of the bitlines 6. The redundant columns 5 are connected by redundant bitlines 8 to a redundant multiplexer 9.
  • The circuitry area 3 comprises a column decoder 10, a column redundancy unit 11, two sense amplifiers 12 and 13 connected to the output of the column multiplexer 7 and the output of the redundant multiplexer 9, respectively, a selection multiplexer 14 and an output latch 15. The column decoder 10, the column redundancy unit 11, the selection multiplexer 14, the output latch 15 and the multiplexers 7 and 9 are connected by means of a data bus 16.
  • The column redundancy unit 11 comprises a column redundancy controller 17 and a column redundancy memory 18. The column redundancy controller 17 and the column redundancy memory 18 are connected by a dedicated column redundancy bus 19.
  • FIG. 2 shows a method performed during the so-called wafer sort process used during the manufacturing of memory devices 1 in accordance with an embodiment of the present invention.
  • In a first step 21, the memory device 1 is connected to a memory device tester, which performs predefined tests to test whether the device 1 is working in accordance to a predefined specification or not.
  • In a step 22, defective memory cells are detected. These are, for example, memory cells that have been rendered useless by impurities of the substrate used in the manufacturing process. Such defect can take the form of short or open circuits, for example in the bitlines 6 or worldlines 20 of the array 4.
  • In a step 23, the information about the defective memory cells detected in step 22 is written into a predefined area of the non-volatile memory device 1. Consequently, this information is available to the memory device 1 during its life cycle. The predefined area can be part of the memory array 4, for example, or comprise a group of fuses or a fuse box, in which fuses are blown by means of high currents or cut by lasers as part of the testing process.
  • FIG. 3 shows a method for initialization of a memory device 1 in accordance with an embodiment of the present invention.
  • In a first step 31, for example after initially powering up the memory device 1, the column redundancy data, written into a predetermined area during the wafer sort process in step 23, is read from the predetermined area of memory. This data contains information about defective memory cells or array 4 columns of memory cells in an encoded and compact format.
  • The obtained information is then transferred to the column redundancy memory 18 in step 32. In the embodiment described in FIG. 1, the column redundancy information stored at the predetermined area is read from the array 4 and transferred over the data bus 16 to the column redundancy unit 11, where it is stored in the column redundancy memory 18. Thus, during initialization of the memory device 1, the column redundancy data is transferred from the memory area 2 to the column redundancy unit 11 using the data bus 16.
  • A method for reading a memory cell of the memory device 1 in accordance with an embodiment of the present invention is presented in FIG. 4.
  • In a first step 41, the request for reading a cell of the memory device 1 is received. For example, this request can be received by the column decoder 10 arranged in the circuitry area 3.
  • In a step 42, the received request is decoded, with the decoded column address being transferred from the column decoder 10 to the column redundancy unit 11. Depending whether the column decoder 10 and the column redundancy unit 11 are included within a single unit or are separate, as shown in FIG. 1 for example, the decoded column address might either be transferred from the column decoder 10 to the column redundancy 11 directly or by means of the data bus 16.
  • The received address is then checked by the column redundancy controller 17. In order to do so, the column redundancy controller 17 compares the decoded column address with addresses of defective memory cells or columns of the array 4 stored in the column redundancy memory 18, step 43. Typically, only a small part of the data stored in the column redundancy memory 18 is selected and transferred into the column redundancy controller 17. Since all accesses to the column redundancy memory 18 are performed using the dedicated bus 19, the data bus 16 remains free for other operations during this time.
  • The column redundancy controller 17 can be implemented, for example, in form of a purpose designed array logic or an all-purpose controller in combination with computer code adapted to perform the required operations.
  • The specific data format of the column redundancy data stored in the column redundancy memory 18 and used by the column redundancy controller 17 will depend on the design and set-up of the memory device 1 in general and the memory area 2 in particular. According to another embodiment of the present invention the memory array 4 is organized in slices, which comprise groups of memory cells of an array column.
  • Based on the data stored in the column redundancy memory 18, the column redundancy controller 17 can make a decision whether to use the array 4, the column multiplexer 7 and the first sense amplifier 12 or the redundant columns 5, the redundant multiplexer 9 and the second sense amplifier 13 for the subsequent read operation. This is performed in step 44. Essentially, the decision comprises the information which bitline 6 or redundant bitline 8 needs to be selected by the column or redundant multiplexer 7 or 9, and which of the first and second sense amplifiers 12 and 13 needs to be selected by the selection multiplexer 14. This information is transferred from the column redundancy unit 11 to the multiplexers 7 or 9 and the selection multiplexer 14 by means of the data bus 16, for example. Alternatively, a separate control bus can be used, which is not shown in FIG. 1.
  • If the memory cell or column of the array 4, which is mapped to the received address, is not defective, in a step 45, this memory cell of the array 4 is read using the sense amplifier 12. To this end, the wordline 20 corresponding to the memory cell is activated by means of a control electronic not shown in FIG. 1, and the corresponding bitline 6 is selected by the column multiplexer 7. The first sense amplifier 12 then measures a current through or voltage across the selected memory cell of the array 4. Different methods and apparatuses for reading the programming state of a memory cell are known from the prior art and can be used in combination with the present invention as will be obvious to a person skilled in the art.
  • Alternatively, in a step 46, if the memory cell or column to be read was identified to be defective by the column redundancy controller 17, a redundant bitline 8 is selected by the redundant multiplexer 9 and the selection multiplexer 14 selects the output of the second sense amplifier 13. The reading process is performed as described in step 45 with the only difference being that instead of a column of the array 4, a redundant bitline 8 of a redundant column 5 is used during the reading operation.
  • In a step 47, the output of the first sense amplifier 12 or the second sense amplifier 13 is transferred from the selection multiplexer 14 to an output latch 15. From there, the returned value can be transferred over the data bus 16, for example to an interface of the memory device 1 not shown in FIG. 1.
  • Performing write operations on a memory device 1 is carried out in a similar fashion as described above and shown in FIG. 4 for the read operation. Instead of using sense amplifiers 12 and 13, programming circuitry is used to program the state of a memory cell of either the array 4 or the redundant columns 5 to a predefined state. The required circuitry and steps of the procedure are not, however, presented in FIG. 1 and FIG. 4, respectively, as they will be obvious to a person skilled in the art.
  • Although the description and figures presented above describe a redundancy scheme of a memory device 1 used to replace parts or all of a defective array column, connected to a bitline 6, similar means and procedures can, of course, be used to implement a redundancy scheme for replacing rows of the array connected to a common wordline 20. Due to the current design of memory devices 1, column redundancy units 11 need to be operated much faster than row redundancy units. However, it is explicitly noted here that future changes to the design of memory devices 1 might result in the need for faster row redundancy units, which could be implemented in a similar fashion as described above without departing from the idea of the present invention.
  • Equally, the scheme could be applied to a memory array 4 or 5 in which more than one bitline 6 or 8 is selected simultaneously, for example for a differential read-out of a memory cell connected by two bitlines 6 or 8, respectively.
  • Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims (20)

1. A non-volatile semiconductor memory device, comprising:
an array of non-volatile memory cells, the array comprising a multiplicity of array columns and at least one redundant column of non-volatile memory cells adapted to replace a defective array column;
a column decoder, wherein the column decoder is adapted to receive an address of a memory cell to which data is to be written or from which data is to be read; and
a column redundancy unit, wherein the column redundancy unit is adapted to determine whether the decoded address is to be written to or read from an array column or a redundant column, and wherein column redundancy data required by the column redundancy unit is stored in a column redundancy memory connected to the column redundancy unit by a dedicated column redundancy bus.
2. The non-volatile semiconductor memory device according to claim 1, wherein the column redundancy unit contains the column redundancy memory and a column redundancy controller.
3. The non-volatile semiconductor memory device according to claim 1, wherein the column redundancy memory comprises a static random access memory (SRAM).
4. The non-volatile semiconductor memory device according to claim 1, further comprising:
a memory area, the memory area comprising the multiplicity of array columns and the redundant columns of non-volatile memory cells;
a circuitry area, the circuitry area comprising the column decoder, the column redundancy unit, the column redundancy memory, and the dedicated column redundancy bus; and
a data bus connecting the memory area and the circuitry area.
5. The non-volatile semiconductor memory device according to claim 1, wherein the memory area further comprises:
a column multiplexer having inputs connected to the multiplicity of array columns and a first output connected to the circuitry area; and
a redundant multiplexer having at least one input connected to the at least one redundant column of non-volatile memory cells and a second output connected to the circuitry area.
6. The non-volatile semiconductor memory device according to claim 5, wherein the circuitry area further comprises first and second sense amplifiers connected to the column and redundant multiplexers, respectively, and outputs connected to a selection multiplexer, which has an output connected to an output latch.
7. The non-volatile semiconductor memory device according to claim 1, wherein the column redundancy data stored in the column redundancy memory is organized as slices comprising groups of memory cells in individual columns of the multiplicity of array columns.
8. The non-volatile semiconductor memory device according to claim 1, wherein the multiplicity of array columns and the at least one redundant column of non-volatile memory cells comprise differential readout for the memory cells.
9. A method for operating a non-volatile semiconductor memory device, the memory device comprising an array of non-volatile memory cells, the array having array columns of memory cells and at least one column of redundant non-volatile memory cells, the method comprising:
receiving and decoding a request by a column decoder to read from or write to a non-volatile memory cell identified by means of an address;
loading column redundancy data, related to the decoded address, from a column redundancy memory into a column redundancy unit using a dedicated column redundancy bus between the redundancy memory and the redundancy unit;
comparing the decoded address with the loaded column redundancy data by the column redundancy unit to determine whether the decoded address is to be read from or written to an array column or a redundant column; and
providing data required to read from or write to the determined column by the redundancy unit.
10. The method of operating the non-volatile semiconductor memory device of claim 9, further comprising loading the column redundancy data from a predetermined area of a non-volatile memory into a non-volatile column redundancy memory at an initialization phase of the memory device.
11. The method of operating the non-volatile semiconductor memory device of claim 10, wherein the column redundancy data is stored in the predetermined area in an encoded and compact format.
12. The method of operating the non-volatile semiconductor memory device of claim 9, wherein the comparing the decoded address with the loaded column redundancy data further comprises determining whether the decoded address is contained within a defective array column, and if so, determining that the decoded address is to be read from or written to a corresponding redundant column.
13. The method of operating the non-volatile semiconductor memory device of claim 10, further comprising, before the initialization phase:
connecting the memory device to a memory device tester;
detecting defective memory cells in the array of memory cells; and
writing information about the defective memory cells into the predetermined area of the memory device.
14. The method of operating the non-volatile semiconductor memory device of claim 13, wherein the predetermined area is part of the array of non-volatile memory cells.
15. The method of operating the non-volatile semiconductor memory device of claim 13, wherein the predetermined area is a group of fuses.
16. The method of operating the non-volatile semiconductor memory device of claim 9, wherein the loading the column redundancy data further comprises loading only part of a full amount of column redundancy data stored in the column redundancy memory.
17. The method of operating the non-volatile semiconductor memory device of claim 9, wherein the providing the data comprises providing a selection of either the array columns of memory cells or the at least one column of redundant non-volatile memory cells.
18. A non-volatile semiconductor memory device, comprising:
an array of non-volatile memory cells, the array comprising a multiplicity of array rows and at least one redundant row of non-volatile memory cells adapted to replace a defective array row;
a row decoder, wherein the row decoder is adapted to receive an address of a memory cell to which data is to be written or from which data is to be read; and
a row redundancy unit, wherein the row redundancy unit is adapted to determine whether the decoded address is to be written to or read from an array row or a redundant row, and wherein row redundancy data required by the row redundancy unit is stored in a row redundancy memory connected to the row redundancy unit by a dedicated row redundancy bus.
19. The non-volatile semiconductor memory device according to claim 18, wherein the row redundancy unit contains the row redundancy memory and a row redundancy controller.
20. The non-volatile semiconductor memory device according to claim 18, wherein the row redundancy memory comprises a static random access memory (SRAM).
US11/287,462 2005-11-23 2005-11-23 Non-volatile semiconductor memory device and method for operating a non-volatile memory device Expired - Fee Related US7403417B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/287,462 US7403417B2 (en) 2005-11-23 2005-11-23 Non-volatile semiconductor memory device and method for operating a non-volatile memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/287,462 US7403417B2 (en) 2005-11-23 2005-11-23 Non-volatile semiconductor memory device and method for operating a non-volatile memory device

Publications (2)

Publication Number Publication Date
US20070115720A1 true US20070115720A1 (en) 2007-05-24
US7403417B2 US7403417B2 (en) 2008-07-22

Family

ID=38053284

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/287,462 Expired - Fee Related US7403417B2 (en) 2005-11-23 2005-11-23 Non-volatile semiconductor memory device and method for operating a non-volatile memory device

Country Status (1)

Country Link
US (1) US7403417B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090067276A1 (en) * 2007-09-11 2009-03-12 Micron Technology, Inc. Storing Operational Information in an Array of Memory Cells
US20150370677A9 (en) * 2012-06-04 2015-12-24 Amplidata Nv Distributed object storage system

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7548459B2 (en) * 2006-08-29 2009-06-16 Micron Technology, Inc. Method, apparatus, and system providing adjustable memory page configuration
US8750040B2 (en) * 2011-01-21 2014-06-10 Micron Technology, Inc. Memory devices having source lines directly coupled to body regions and methods
US8750053B2 (en) * 2011-06-09 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. SRAM multiplexing apparatus

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5033024A (en) * 1989-01-06 1991-07-16 U.S. Philips Corp. Matrix memory with redundancy and minimizes delay
US5293348A (en) * 1991-09-10 1994-03-08 Nec Corporation Random access memory device with columns of redundant memory cells distributed to memory cell arrays and shared therebetween
US5485424A (en) * 1993-03-18 1996-01-16 Fujitsu Limited Semiconductor memory and redundant-address writing method
US5502676A (en) * 1995-04-24 1996-03-26 Motorola, Inc. Integrated circuit memory with column redundancy having shared read global data lines
US5627963A (en) * 1992-04-30 1997-05-06 International Business Machines Corporation Redundant read bus for correcting defective columns in a cache memory
US5673227A (en) * 1996-05-14 1997-09-30 Motorola, Inc. Integrated circuit memory with multiplexed redundant column data path
US5968183A (en) * 1996-06-06 1999-10-19 Sgs-Thomson Microelectronics S.R.L. Semiconductor memory device with clocked column redundancy and time-shared redundancy data transfer approach
US5978273A (en) * 1997-06-06 1999-11-02 Sharp Kabushiki Kaisha Non-volatile semiconductor memory device
US6199177B1 (en) * 1998-08-28 2001-03-06 Micron Technology, Inc. Device and method for repairing a semiconductor memory
US6201744B1 (en) * 1998-12-28 2001-03-13 Oki Electric Industry Co., Ltd Semiconductor memory circuit and redundancy control method
US6243306B1 (en) * 2000-07-19 2001-06-05 International Business Machines Corporation Defect management engine for generating a unified address to access memory cells in a primary and a redundancy memory array
US6262924B1 (en) * 1993-05-14 2001-07-17 Fujitsu Limited Programmable semiconductor memory device
US20020001896A1 (en) * 2000-06-29 2002-01-03 Yoon Ha Ryong Column redundancy circuit
US20020048191A1 (en) * 2000-10-03 2002-04-25 Tamio Ikehashi Semiconductor device and testing method thereof
US20020141264A1 (en) * 2001-03-30 2002-10-03 Fujitsu Limited Semiconductor memory device with efficient and reliable redundancy processing
US20020145936A1 (en) * 2001-04-06 2002-10-10 Nec Corporation, Hitachi Ltd. Semiconductor memory device with single clock signal line
US20030009615A1 (en) * 2001-07-03 2003-01-09 International Business Machines Corporation Integrated redundancy architecture system for an embedded dram
US20030072204A1 (en) * 2001-08-31 2003-04-17 Kabushiki Kaisha Toshiba Semiconductor device
US20030214861A1 (en) * 2002-04-12 2003-11-20 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US20040130953A1 (en) * 2002-08-13 2004-07-08 Stmicroelectronics S.R.L. Nonvolatile storage device and self-redundancy method for the same
US20040145946A1 (en) * 2003-01-27 2004-07-29 Renesas Technology Corp. Non-volatile semiconductor device having a means to relieve a deficient erasure address
US20060018157A1 (en) * 2004-07-20 2006-01-26 Kabushiki Kaisha Toshiba Semiconductor memory device
US7085179B2 (en) * 2003-02-25 2006-08-01 Samsung Electronics Co., Ltd. Integrated circuit having a non-volatile memory cell transistor as a fuse device

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5033024A (en) * 1989-01-06 1991-07-16 U.S. Philips Corp. Matrix memory with redundancy and minimizes delay
US5293348A (en) * 1991-09-10 1994-03-08 Nec Corporation Random access memory device with columns of redundant memory cells distributed to memory cell arrays and shared therebetween
US5627963A (en) * 1992-04-30 1997-05-06 International Business Machines Corporation Redundant read bus for correcting defective columns in a cache memory
US5485424A (en) * 1993-03-18 1996-01-16 Fujitsu Limited Semiconductor memory and redundant-address writing method
US6262924B1 (en) * 1993-05-14 2001-07-17 Fujitsu Limited Programmable semiconductor memory device
US5502676A (en) * 1995-04-24 1996-03-26 Motorola, Inc. Integrated circuit memory with column redundancy having shared read global data lines
US5673227A (en) * 1996-05-14 1997-09-30 Motorola, Inc. Integrated circuit memory with multiplexed redundant column data path
US5968183A (en) * 1996-06-06 1999-10-19 Sgs-Thomson Microelectronics S.R.L. Semiconductor memory device with clocked column redundancy and time-shared redundancy data transfer approach
US5978273A (en) * 1997-06-06 1999-11-02 Sharp Kabushiki Kaisha Non-volatile semiconductor memory device
US6199177B1 (en) * 1998-08-28 2001-03-06 Micron Technology, Inc. Device and method for repairing a semiconductor memory
US6201744B1 (en) * 1998-12-28 2001-03-13 Oki Electric Industry Co., Ltd Semiconductor memory circuit and redundancy control method
US20020001896A1 (en) * 2000-06-29 2002-01-03 Yoon Ha Ryong Column redundancy circuit
US6243306B1 (en) * 2000-07-19 2001-06-05 International Business Machines Corporation Defect management engine for generating a unified address to access memory cells in a primary and a redundancy memory array
US20020048191A1 (en) * 2000-10-03 2002-04-25 Tamio Ikehashi Semiconductor device and testing method thereof
US20020141264A1 (en) * 2001-03-30 2002-10-03 Fujitsu Limited Semiconductor memory device with efficient and reliable redundancy processing
US20020145936A1 (en) * 2001-04-06 2002-10-10 Nec Corporation, Hitachi Ltd. Semiconductor memory device with single clock signal line
US20030009615A1 (en) * 2001-07-03 2003-01-09 International Business Machines Corporation Integrated redundancy architecture system for an embedded dram
US20030072204A1 (en) * 2001-08-31 2003-04-17 Kabushiki Kaisha Toshiba Semiconductor device
US20030214861A1 (en) * 2002-04-12 2003-11-20 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US20040130953A1 (en) * 2002-08-13 2004-07-08 Stmicroelectronics S.R.L. Nonvolatile storage device and self-redundancy method for the same
US20040145946A1 (en) * 2003-01-27 2004-07-29 Renesas Technology Corp. Non-volatile semiconductor device having a means to relieve a deficient erasure address
US7085179B2 (en) * 2003-02-25 2006-08-01 Samsung Electronics Co., Ltd. Integrated circuit having a non-volatile memory cell transistor as a fuse device
US20060018157A1 (en) * 2004-07-20 2006-01-26 Kabushiki Kaisha Toshiba Semiconductor memory device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090067276A1 (en) * 2007-09-11 2009-03-12 Micron Technology, Inc. Storing Operational Information in an Array of Memory Cells
WO2009035505A2 (en) * 2007-09-11 2009-03-19 Micron Technology, Inc. Storing operational information in an array of memory cells
WO2009035505A3 (en) * 2007-09-11 2009-05-07 Micron Technology Inc Storing operational information in an array of memory cells
US7876638B2 (en) 2007-09-11 2011-01-25 Micron Technology, Inc. Storing operational information in an array of memory cells
US20110199824A1 (en) * 2007-09-11 2011-08-18 Micron Technology, Inc. Storing operational information in an array of memory cells
US8437217B2 (en) 2007-09-11 2013-05-07 Micron Technology, Inc. Storing operational information in an array of memory cells
TWI400713B (en) * 2007-09-11 2013-07-01 Micron Technology Inc Storing operational information in an array of memory cells
US20150370677A9 (en) * 2012-06-04 2015-12-24 Amplidata Nv Distributed object storage system
US9588862B2 (en) * 2012-06-04 2017-03-07 Amplidata Nv Distributed object storage system
US10379953B2 (en) 2012-06-04 2019-08-13 Western Digital Technologies, Inc. Distributed object storage system

Also Published As

Publication number Publication date
US7403417B2 (en) 2008-07-22

Similar Documents

Publication Publication Date Title
US6940765B2 (en) Repair apparatus and method for semiconductor memory device to be selectively programmed for wafer-level test or post package test
US7411844B2 (en) Semiconductor memory device having a redundancy information memory directly connected to a redundancy control circuit
US7839707B2 (en) Fuses for memory repair
KR0158510B1 (en) Semiconductor memory device with redundant decoder available for test sequence on redundant memory cells
KR102117633B1 (en) Self repair device
US6985395B2 (en) Semiconductor memory device and method of testing the device
KR100898039B1 (en) Nonvolatile semiconductor memory devices and program method thereof
US7085971B2 (en) ECC based system and method for repairing failed memory elements
US9293227B1 (en) Semiconductor memory apparatus and semiconductor integrated circuit apparatus
US7739560B2 (en) Nonvolatile semiconductor memory device and method of self-testing the same
US20150043288A1 (en) Semiconductor memory device having fuse cell array
KR20040011440A (en) Method and apparatus for built-in self-repair of memory storage arrays
JPH0935493A (en) Semiconductor memory, microcontroller and fabrication of semiconductor memory
US7403417B2 (en) Non-volatile semiconductor memory device and method for operating a non-volatile memory device
US20120269018A1 (en) Memory system having memory and memory controller and operation method thereof
US7894262B2 (en) Nonvolatile semiconductor storage device having guaranteed and backup blocks
US9589668B2 (en) Semiconductor memory device for performing test operation of circuits related to repair scheme and operating method thereof
US7512023B2 (en) Memory and method for improving the reliability of a memory having a used memory region and an unused memory region
JP2002288997A (en) Semiconductor memory
US10535418B2 (en) Memory device including repair circuit and operation method thereof
JPH10334692A (en) Matrix device provided with redundant fuse for integrated circuit memory
JP2011060403A (en) Semiconductor memory and driving method of the same
US6754113B2 (en) Topography correction for testing of redundant array elements
US6373770B1 (en) Integrated circuit memory devices with configurable block decoder circuits
US10726937B2 (en) Semiconductor device and operating method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES FLASH GMBH & CO. KG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COHEN, ZEEV;REEL/FRAME:017296/0191

Effective date: 20051226

AS Assignment

Owner name: QIMONDA AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES FLASH GMBH & CO. KG;REEL/FRAME:023806/0393

Effective date: 20060425

Owner name: QIMONDA AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES FLASH GMBH & CO. KG;REEL/FRAME:023806/0393

Effective date: 20060425

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001

Effective date: 20141009

AS Assignment

Owner name: POLARIS INNOVATIONS LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036701/0926

Effective date: 20150708

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 20160722