US20070089290A1 - Method of making a printed circuit board with low cross-talk noise - Google Patents
Method of making a printed circuit board with low cross-talk noise Download PDFInfo
- Publication number
- US20070089290A1 US20070089290A1 US11/634,287 US63428706A US2007089290A1 US 20070089290 A1 US20070089290 A1 US 20070089290A1 US 63428706 A US63428706 A US 63428706A US 2007089290 A1 US2007089290 A1 US 2007089290A1
- Authority
- US
- United States
- Prior art keywords
- signal
- signal lines
- layers
- layer
- power plane
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0228—Compensation of cross-talk by a mutually correlated lay-out of printed circuit traces, e.g. for compensation of cross-talk in mounted connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09236—Parallel layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the invention relates to printed circuit (or wiring) boards and particularly to such boards which are adapted for processing high speed signals across various planes thereof.
- PCBs printed circuit boards
- a signal path on a PCB may be represented electrically as a lumped network of series resistances and shunt capacitances.
- the commonly used PCB transmission line structures are microstrip, embedded microstrip, stripline and dual striplines.
- the microstrip configuration simply refers to the case where the conductor is separated from a reference plane, either ground or power, by a dielectric.
- the stripline configuration on the other hand, has reference planes above and below the conductor.
- the present invention is directed at reducing and substantially eliminating cross-talk noise between conductive layers in a multilayered PCB.
- Crosstalk is a category of noise induced primarily by the electromagnetic coupling between signal lines.
- crosstalk can occur by the electrical coupling between relatively closely spaced signal traces (lines).
- Crosstalk decreases noise margins and degrades signal quality. This, of course, can be a major limiting factor in communication systems performance.
- Crosstalk increases with longer trace coupling distances, smaller separation between traces, shorter pulse rise and fall times, larger magnitude currents or voltages being switched.
- the board includes a first layer having an electrically conductive plane for electrical connection to a common armature contact of a relay, the electrically conductive plane being sized to substantially cover a mounting footprint of the relay.
- This PCB also includes a second layer parallel to and electrically separate from said first layer, the second layer having an electrically conducting first section for electrical connection to a normally-open contact of the relay and an electrically conducting second section for electrical connection to a normally-closed contact of the relay, the first and said second sections being electrically separate from each other and in combination with each other being planar and sized to substantially cover the mounting footprint of the relay.
- first and second clock signal lines are preferably mutually adjacent, and preferably weave around electrode pads and/or wiring patterns used to interconnect the driver ICs.
- the preferred even-odd variation of the interconnections between the driver integrated circuits (ICs) and the clock signal lines facilitates the mutually adjacent weaving layout of the clock signal lines, which improves their noise immunity.
- the clock signal lines preferably include in-line electrode pads to which the clock input terminals of the driver ICs are coupled. The in-line electrode pads reduce reflection of the clock signals because they avoid characteristic-impedance discontinuities.
- the present invention defines a new and unique PCB design in which cross-talk is substantially eliminated between conductive layers while permitting high speed signal passage across various signal planes in the final structure.
- Such a PCB design as taught herein is of simpler construction and operates more expeditiously than many of those described above, is relatively less expensive to manufacture than same, and thus represents a significant advancement in the PCB art.
- a printed circuit board comprising a power plane having first and second opposing sides, first and second dielectric layers located on the first and second opposing sides of the power plane, respectively and first and second signal layers located on the first and second dielectric layers, respectively, each of these signal layers including a plurality of substantially parallel signal lines running in a substantially similar direction across the signal layers from a first side of said signal layer to a second side of said signal layer. At least a large portion of the number of signal lines in the first signal layer are aligned with and substantially parallel to a corresponding large portion of signal lines in the second signal layer.
- the power plane located substantially between these large portions of aligned and substantially parallel signal lines substantially reduces crosstalk between the first and second signal layers.
- a method of making a printed circuit board comprising the steps of providing a power plane having first and second opposing sides, positioning the first and second dielectric layers on the first and second opposing sides of the power plane, respectively, and positioning first and second signal layers on the first and second dielectric layers, respectively.
- Each of the signal layers includes a plurality of substantially parallel signal lines running in a substantially similar direction across the signal layer from a first side of the signal layer to a second side of the signal layer. At least a large portion of the number of signal lines in the first signal layer are aligned with and substantially parallel to a corresponding large portion of signal lines in the second signal layer, and the power plane is located substantially between these large portions of aligned and substantially parallel signal lines. The result is to substantially reduce crosstalk between the first and second signal layers in the final board product.
- FIG. 1 is an exploded, perspective view of two signal layers and an interim power plane which form part of a PCB according to one embodiment of the invention
- FIG. 2 is a partial plan view illustrating the relative positioning between the signal lines on one signal layer of the embodiment in FIG. 1 and the signal lines on the opposing signal layer;
- FIG. 3 is also a partial plan view, illustrating relatively minor situations in which portions of the signal lines in one signal plane may not be aligned with portions of signal lines in the other signal plane while still achieving the significant advantageous results of the instant invention.
- FIG. 4 is a partial side elevational view, in section, showing the PCB of FIG. 1 having a plurality of through holes (or internal vias if the structure in FIG. 4 further include additional signal and/or conductive, e.g., signal, power or ground, layers to form a much larger multilayered PCB. Two of such additional layers are shown in phantom in FIG. 4 .
- FIG. 1 there is shown a printed circuit board (PCB) 10 according to one aspect of the invention.
- PCB printed circuit board
- the resulting structure as defined herein is a PCB with requirements for predominantly singular direction wiring with a reduced number of signal layers having at least equivalent electrical performance to PCBs of the known art, including those of more complex construction.
- the structure as defined herein allows for internal connections (e.g., internal or “buried” vias to connect adjacent signal layers through the interim power plane) if the structure is to form part of a larger, multilayered PCB.
- FIG. 1 printed circuit board
- FIG. 1 comprises what may be referred to as a two signal and one power (2S1P) structure (or core) if used in combination with additional signal, ground and/or power layers to form a larger structure.
- 2S1P two signal and one power
- FIG. 1 defines a pair of signal layers having wiring passing from one side to the other in a substantially parallel, aligned orientation (explained hereinbelow), it is not essential that the remaining signal or other conductive layers in a larger multilayered structure operate in this manner.
- the advantages defined herein, substantially reduced cross-talk noise between adjacent signal layers are attained with such a singular direction structure and can be achieved in only a portion of a larger structure or, if desired, at more portions than those shown, e.g., wherein more than one structure such as that shown in FIG. 1 are formed into the resulting multilayered structure.
- the structure shown in FIG. 1 comprises a plurality of layers and is preferably formed using conventional lamination techniques in which specified pressures and temperatures are utilized. Similarly, if additional signal, ground and/or power layers are desired, these may be simply arranged in a stacked orientation and simultaneously laminated with the layers in FIG. 1 .
- the invention is thus able to be produced using conventional or known lamination processes in the PCB field. In one example of the invention, temperature from about 175 degrees Celsius to about 250 degrees Celsius and pressures from about 100 pounds per square inch to about 1,100 pounds per square inch are possible.
- the structure shown in FIG. 1 in its simplest form may comprise the 2S1P construction but in a more likely construction, will represent a core structure or the like as part of a much thicker, multilayered PCB.
- PCB 10 includes a power plane 11 which, in a preferred embodiment, is a substantially solid sheet of copper having a thickness of from about 0.001 inch to about 0.003 inch.
- the power plane will preferably include clearance openings 13 (two examples shown in phantom in FIG. 1 ) for the purpose of allowing through hole or internal via electrical connection between opposing signal lines on the PCB's opposed signal layers. An example of three such connections are shown in FIG. 4 .
- PCB 10 further includes first and second signal planes 15 and 17 respectively.
- Signal plane 15 comprises a dielectric layer 19 having thereon a signal layer 21 comprised of several individual signal lines extending across the dielectric layer. It is understood that the pattern shown is not limitive of the invention and that other patterns are acceptable to still achieve the results desired herein.
- the second signal plane also comprises a dielectric layer 23 and a signal plane 25 (shown hidden) comprised of a pattern of signal lines 27 located on the under surface of dielectric layer 23 . These lines are also shown hidden because they are hidden from the viewer in FIG. 1 .
- the signal lines 22 in FIG. 1 on first signal plane 15 are substantially similar in pattern to those lines 27 on the second signal plane. Additionally, the respective signal lines 22 and 27 extend from similar sides of each signal layer across to the opposing second side.
- the first side for signal plane 15 is represented by the letter “A” and the second side by the letter “B” while the respective sides for plane 17 are represented by [[a]] “A′” and “B′”.
- the signal lines in both planes “run” from sides A and A′ to sides B and B′, respectively.
- the signal lines of one plane are substantially parallel to and aligned with the respective signal lines on the opposing plane. By parallel alignment is meant that as shown in FIG.
- each signal plane comprises a dielectric layer, preferably of conventional material (e.g., fiberglass-reinforced polymer resin, also known as “FR4”) and the signal lines positioned thereon are preferably of copper having a thickness of about 0.0005 inch to about 0.002 inch.
- the corresponding thickness for the supporting dielectric layer is preferably from about 0.002 inch to about 0.020 inch, depending on selected line width and desired impedance.
- an alternative dielectric material e.g., Teflon (a trademark of E.I. duPont deNemours and Company) or a material sold by the assignee of the present invention under the name Driclad (a trademark of Endicott Interconnect Technologies, Inc.).
- Driclad a trademark of Endicott Interconnect Technologies, Inc.
- Each of the signal lines are preferably formed on the respective supporting dielectric layer using conventional photolithographic processing known in the art and further description is not believed necessary.
- the resulting PCB is adapted for having at least one electronic package (e.g., a chip carrier such as one sold under the name HyperBGA by the assignee of the present invention.
- a chip carrier or electronic package would be positioned in the approximate location illustrated by the substantially rectangular pattern “C” in FIG. 1 .
- the package would be electrically connected to selected ones of the underlying signal lines of plane 15 , either directly or through additional layers if the structure in FIG. 10 is to be part of a larger, thicker multilayered PCB. It is also understood that the pattern of signal lines shown in FIG.
- FIG. 2 depicts the opposed signal line patterns to be parallel and aligned throughout their entire length
- the invention is not so limited. Specifically, it is only important that a portion of these lines be parallel and aligned in the vertical orientation defined herein.
- FIG. 3 represents one example wherein a minor portion of the underlying signal line 27 departs from the path of the overlying upper signal line 22 across a short distance thereof.
- large (or major) portion of the opposed lines being parallel and aligned is meant to define a percentage range in which the total length of the lines directly overlap. In one example of the invention, this range is from about 5 percent to about 95 percent. In a specific example, 25 percent of the lines in each pattern were aligned directly adjacent one another and parallel thereto as taught herein.
- FIG. 4 there is shown a partial side elevational view, in section, showing the structure 10 of FIG. 1 .
- three through holes 35 are utilized to electrically connect respective signal lines 22 on the upper signal plane 15 to corresponding signal lines 27 on the lower signal plane.
- these lines 22 and 27 are aligned substantially above and below one another and thus in the orientation described above.
- portions of said lines are not directly above the other, thus representing the slight mismatch in such alignment as depicted in FIG. 3 , while still attaining the reduced cross-talk noise between the signal planes in accordance with the teachings herein.
- Each conductive through hole 35 represents a hole drilled or otherwise formed (e.g., by laser) through the dielectric material 19 and 23 in each signal plane following which the dielectric layer is plated with a thin conductive layer 37 , e.g., copper. It is understood that the illustration of these through holes (or internal, blind vias if additional layers are utilized for structure 10 ) are not exactly as depicted in FIG. 4 . That is, in the working embodiment (final structure) for the invention, portions of the dielectric material 19 and 23 will flow into the clearance openings 13 of the interim power plane 11 such that the subsequent drilling or laser utilization will involve removal of dielectric from these openings. Thus, the illustrated thin conductive lines shown in FIG. 4 will in affect be located on walls of dielectric material within clearance openings 13 .
- FIG. 4 it is seen in FIG. 4 that several electrical connections are attainable between opposed signal lines of structure 10 through a common power plane to attain the unique advantages of the instant invention.
- additional dielectric and conductive layers were added to produce a much larger (thicker) PCB, about 1,500 internal blind (buried) vias and about 70,000 thru holes (through the entire structure) were used.
- the structure of FIG. 10 includes additional layers 41 and 43 (and may include even more such layers if desired), each layer preferably including a dielectric material 45 and a corresponding conductive (e.g., signal) layer 49 thereon.
- These conductive layers 49 may be in the form of signal, ground and/or power construction and are preferably formed utilizing the aforementioned photolithographic processing known in the art. In a preferred embodiment, these conductive layers are alternating power or ground, then signal, then power or ground, etc., on each opposite side of the initial structure (shown solid in FIG. 4 ).
- the invention thus forms only a core or the like member as part of the final, multilayered structure possibly containing several additional dielectric and conductive layers married thereto, e.g., using conventional lamination techniques.
- the invention is thus able to be utilized within such a thicker, multilayered structure having many layers to still attain the results taught herein.
Abstract
Description
- This application is a divisional application of Ser. No. 10/740,398, filed Dec. 22, 2003, which is a continuation-in-part application of Ser. No. 10/354,000, filed Jan. 30, 2003. Ser. No. 10/354,000 is now U.S. Pat. No. 6,828,514.
- The invention relates to printed circuit (or wiring) boards and particularly to such boards which are adapted for processing high speed signals across various planes thereof.
- Due to technological advances, the need for higher speed circuitries in printed circuit boards (PCBs) have arisen, in turn giving rise to the need for higher speed digital signal transmissions. If not properly implemented, the reduction in the rise and fall time of high-frequency digital signals propagating within the PCB may lead to a compromise in signal integrity, for example cross-talk noise and signal distortions due to impedance mismatch. As the clock frequency of the signal increases, more energy is distributed over the higher frequency spectrum which consequently creates a greater demand for a larger bandwidth.
- At low frequencies, a signal path on a PCB may be represented electrically as a lumped network of series resistances and shunt capacitances. However, as the frequency is increased, this approach of lumped circuit modeling breaks down, and signal paths must be regarded as transmission lines. The commonly used PCB transmission line structures are microstrip, embedded microstrip, stripline and dual striplines. The microstrip configuration simply refers to the case where the conductor is separated from a reference plane, either ground or power, by a dielectric. The stripline configuration, on the other hand, has reference planes above and below the conductor. A typical multilayer PCB of more than two signal layers, then, may have both stripline and microstrip geometries.
- As defined herein, the present invention is directed at reducing and substantially eliminating cross-talk noise between conductive layers in a multilayered PCB. Crosstalk, as is known, is a category of noise induced primarily by the electromagnetic coupling between signal lines. In PCBs, crosstalk can occur by the electrical coupling between relatively closely spaced signal traces (lines). Crosstalk decreases noise margins and degrades signal quality. This, of course, can be a major limiting factor in communication systems performance. Crosstalk increases with longer trace coupling distances, smaller separation between traces, shorter pulse rise and fall times, larger magnitude currents or voltages being switched.
- Two types of signal coupling determine the amount of crosstalk in a circuit: inductive coupling and capacitive coupling. These two types of coupling decrease with increasing distance between source and receiver. Most crosstalk can be attributed to adjacent wires. Because parallel and adjacent wires on a PCB layer interact both capacitively and inductively, the distance over which adjacent wires are parallel needs to be carefully controlled. To minimize crosstalk, some high frequency designs incorporate ground planes under each signal layer, which have proven to virtually eliminate the crosstalk. Ideally, then, crosstalk between neighboring signals can be reduced by maximizing signal-to-signal spacing and by minimizing signal-to-ground distances.
- These factors, plus a host of others, contain many interdependencies and are often at odds with one another. For example, high wiring density is required to minimize interconnect delays as well as size, cost and weight. However, as signal lines are placed closer together, their mutual coupling increases, with a corresponding rise in crosstalk levels.
- Therefore, the design of PCBs has become quite a challenging task, especially when designing high-performance and high-density boards. Most significantly, electromagnetic coupling between the interconnects (signal traces) is one factor that sets the upper limit to the interconnect density.
- In one multilayered PCB, the board includes a first layer having an electrically conductive plane for electrical connection to a common armature contact of a relay, the electrically conductive plane being sized to substantially cover a mounting footprint of the relay. This PCB also includes a second layer parallel to and electrically separate from said first layer, the second layer having an electrically conducting first section for electrical connection to a normally-open contact of the relay and an electrically conducting second section for electrical connection to a normally-closed contact of the relay, the first and said second sections being electrically separate from each other and in combination with each other being planar and sized to substantially cover the mounting footprint of the relay.
- In U.S. Pat. No. 6,529,229, first and second clock signal lines are preferably mutually adjacent, and preferably weave around electrode pads and/or wiring patterns used to interconnect the driver ICs. The preferred even-odd variation of the interconnections between the driver integrated circuits (ICs) and the clock signal lines facilitates the mutually adjacent weaving layout of the clock signal lines, which improves their noise immunity. The clock signal lines preferably include in-line electrode pads to which the clock input terminals of the driver ICs are coupled. The in-line electrode pads reduce reflection of the clock signals because they avoid characteristic-impedance discontinuities.
- When coupling semiconductor devices (integrated circuits or chips), including those of the multi-mode variety (analog and digital) onto PCBs, various attempts have been utilized to reduce noise generation and the associated problems. One attempt to solve the noise problem involves the addition of decoupling capacitors placed near the active devices. The decoupling capacitors stabilize the current flowing to these devices. However, while the capacitor absorbs some of the voltage, a spike still occurs.
- Yet another attempt to manage switching noise in multi- or mixed-mode structures involve partitioning analog and digital functions. This process requires unique manufacturing processes and custom designs. For example, U.S. Pat. No. 6,020,614 suggests that noise can be reduced by establishing boundary zones between the analog and digital circuits of a semiconductor substrate with the analog circuit having a separate power supply bus from the digital circuit. Further, this patent mentions providing interconnect signal lines such that the isolated wires between the circuits may functionally interact with other circuits while the substrate noise coupling from other circuits remains low. However, spacing the analog components from the digital components can waste precious semiconductor space, which is an important consideration in integrated circuit (and PCB) design.
- Still another attempt to resolve switching noise problems in a multi-mode structure is addressed in U.S. Pat. No. 5,649,160. This patent suggests that the noise can be reduced by shaping the noise from the digital circuit and concentrating it in a single or a small number of parts of the frequency spectrum. This solution relies on the concept that the presence of noise in the analog circuit is less important at certain frequencies, and therefore the spectral peak or peaks from the digital circuit can be carefully placed to result in little or no interference.
- Still further approaches for arranging transmission lines on microwave circuit structures are described in U.S. Pat. Nos. 6,429,752, 6,429,757 and 6,522,214.
- Finally, in U.S. Pat. No. 5,031,073, there is described a PCB in which the board's circuitry is partitioned into a plurality of circuit regions which are selectively isolated with respect to input and output signals. Signal lines in one region are arranged in a closely spaced array aligned with, but spaced from, a corresponding array in an adjacent region.
- Other examples of various PCB multilayered structures are shown and described in U.S. Published Patent Applications US2002/0108780 A1, US 2002/0148637 A1 and US 2002/0100613 A1, the teachings of which are incorporated herein by reference, as are the teachings of the other documents cited in this Background.
- As defined hereinbelow, the present invention defines a new and unique PCB design in which cross-talk is substantially eliminated between conductive layers while permitting high speed signal passage across various signal planes in the final structure. Such a PCB design as taught herein, is of simpler construction and operates more expeditiously than many of those described above, is relatively less expensive to manufacture than same, and thus represents a significant advancement in the PCB art.
- It is a primary object of the present invention to enhance the PCB art.
- It is another object of the invention to provide a method of making a PCB which is capable of operating effectively with a minimum of crosstalk while still allowing high density wiring patterns, if desired, e.g., to couple electronic packages such as chip carriers thereto.
- It is another object of the invention to provide a method of making a PCB which can be implemented using present technology and at comparative costs to present methods used to manufacture less complex boards.
- According to one aspect of the invention, there is provided a printed circuit board comprising a power plane having first and second opposing sides, first and second dielectric layers located on the first and second opposing sides of the power plane, respectively and first and second signal layers located on the first and second dielectric layers, respectively, each of these signal layers including a plurality of substantially parallel signal lines running in a substantially similar direction across the signal layers from a first side of said signal layer to a second side of said signal layer. At least a large portion of the number of signal lines in the first signal layer are aligned with and substantially parallel to a corresponding large portion of signal lines in the second signal layer. The power plane located substantially between these large portions of aligned and substantially parallel signal lines substantially reduces crosstalk between the first and second signal layers.
- According to another aspect of the invention, there is provided a method of making a printed circuit board comprising the steps of providing a power plane having first and second opposing sides, positioning the first and second dielectric layers on the first and second opposing sides of the power plane, respectively, and positioning first and second signal layers on the first and second dielectric layers, respectively. Each of the signal layers includes a plurality of substantially parallel signal lines running in a substantially similar direction across the signal layer from a first side of the signal layer to a second side of the signal layer. At least a large portion of the number of signal lines in the first signal layer are aligned with and substantially parallel to a corresponding large portion of signal lines in the second signal layer, and the power plane is located substantially between these large portions of aligned and substantially parallel signal lines. The result is to substantially reduce crosstalk between the first and second signal layers in the final board product.
-
FIG. 1 is an exploded, perspective view of two signal layers and an interim power plane which form part of a PCB according to one embodiment of the invention; -
FIG. 2 is a partial plan view illustrating the relative positioning between the signal lines on one signal layer of the embodiment inFIG. 1 and the signal lines on the opposing signal layer; -
FIG. 3 is also a partial plan view, illustrating relatively minor situations in which portions of the signal lines in one signal plane may not be aligned with portions of signal lines in the other signal plane while still achieving the significant advantageous results of the instant invention; and -
FIG. 4 is a partial side elevational view, in section, showing the PCB ofFIG. 1 having a plurality of through holes (or internal vias if the structure inFIG. 4 further include additional signal and/or conductive, e.g., signal, power or ground, layers to form a much larger multilayered PCB. Two of such additional layers are shown in phantom inFIG. 4 . - For a better understanding of the present invention, together with other and further objects, advantages and capabilities thereof, reference is made to the following disclosure and appended claims in connection with the above-described drawings. It is understood that like numerals will be used to indicate like elements from FIG. to FIG.
- In
FIG. 1 , there is shown a printed circuit board (PCB) 10 according to one aspect of the invention. As will be understood from the following description, the resulting structure as defined herein is a PCB with requirements for predominantly singular direction wiring with a reduced number of signal layers having at least equivalent electrical performance to PCBs of the known art, including those of more complex construction. The structure as defined herein allows for internal connections (e.g., internal or “buried” vias to connect adjacent signal layers through the interim power plane) if the structure is to form part of a larger, multilayered PCB. The structure as shown inFIG. 1 comprises what may be referred to as a two signal and one power (2S1P) structure (or core) if used in combination with additional signal, ground and/or power layers to form a larger structure. Although the structure shown inFIG. 1 defines a pair of signal layers having wiring passing from one side to the other in a substantially parallel, aligned orientation (explained hereinbelow), it is not essential that the remaining signal or other conductive layers in a larger multilayered structure operate in this manner. The advantages defined herein, substantially reduced cross-talk noise between adjacent signal layers, are attained with such a singular direction structure and can be achieved in only a portion of a larger structure or, if desired, at more portions than those shown, e.g., wherein more than one structure such as that shown inFIG. 1 are formed into the resulting multilayered structure. - The structure shown in
FIG. 1 comprises a plurality of layers and is preferably formed using conventional lamination techniques in which specified pressures and temperatures are utilized. Similarly, if additional signal, ground and/or power layers are desired, these may be simply arranged in a stacked orientation and simultaneously laminated with the layers inFIG. 1 . The invention is thus able to be produced using conventional or known lamination processes in the PCB field. In one example of the invention, temperature from about 175 degrees Celsius to about 250 degrees Celsius and pressures from about 100 pounds per square inch to about 1,100 pounds per square inch are possible. - Therefore, the structure shown in
FIG. 1 in its simplest form may comprise the 2S1P construction but in a more likely construction, will represent a core structure or the like as part of a much thicker, multilayered PCB. -
PCB 10 includes apower plane 11 which, in a preferred embodiment, is a substantially solid sheet of copper having a thickness of from about 0.001 inch to about 0.003 inch. Although shown of substantially solid construction, the power plane will preferably include clearance openings 13 (two examples shown in phantom inFIG. 1 ) for the purpose of allowing through hole or internal via electrical connection between opposing signal lines on the PCB's opposed signal layers. An example of three such connections are shown inFIG. 4 . - In
FIG. 1 ,PCB 10 further includes first and second signal planes 15 and 17 respectively.Signal plane 15 comprises adielectric layer 19 having thereon asignal layer 21 comprised of several individual signal lines extending across the dielectric layer. It is understood that the pattern shown is not limitive of the invention and that other patterns are acceptable to still achieve the results desired herein. The second signal plane also comprises adielectric layer 23 and a signal plane 25 (shown hidden) comprised of a pattern ofsignal lines 27 located on the under surface ofdielectric layer 23. These lines are also shown hidden because they are hidden from the viewer inFIG. 1 . - As shown, the
signal lines 22 inFIG. 1 onfirst signal plane 15 are substantially similar in pattern to thoselines 27 on the second signal plane. Additionally, therespective signal lines signal plane 15 is represented by the letter “A” and the second side by the letter “B” while the respective sides forplane 17 are represented by [[a]] “A′” and “B′”. Thus, the signal lines in both planes “run” from sides A and A′ to sides B and B′, respectively. Further, the signal lines of one plane are substantially parallel to and aligned with the respective signal lines on the opposing plane. By parallel alignment is meant that as shown inFIG. 2 wherein theupper signal lines 22 are shown as being vertically oriented above the lower (hidden) signal lines 27. This represents a significant teaching of the invention because it is believed that such parallel, aligned orientation of at least a major portion of the signal lines on the opposing planes results in the significant cross-talk noise reduction attained by the invention taught herein. Further, portions of some of the lines in each signal plane “run” perpendicular to one another as these lines “run” from side “A” to side “B”, as seen when comparingFIG. 1 to bothFIGS. 2 and 3 . - In a preferred embodiment, each signal plane comprises a dielectric layer, preferably of conventional material (e.g., fiberglass-reinforced polymer resin, also known as “FR4”) and the signal lines positioned thereon are preferably of copper having a thickness of about 0.0005 inch to about 0.002 inch. The corresponding thickness for the supporting dielectric layer is preferably from about 0.002 inch to about 0.020 inch, depending on selected line width and desired impedance. The above are not meant to limit the invention, however, because other materials and thicknesses are possible to still achieve the results desired herein. For example, it is within the scope of the invention to use an alternative dielectric material, e.g., Teflon (a trademark of E.I. duPont deNemours and Company) or a material sold by the assignee of the present invention under the name Driclad (a trademark of Endicott Interconnect Technologies, Inc.). Other materials are also possible.
- Each of the signal lines are preferably formed on the respective supporting dielectric layer using conventional photolithographic processing known in the art and further description is not believed necessary.
- In the construction shown in
FIG. 1 , the resulting PCB is adapted for having at least one electronic package (e.g., a chip carrier such as one sold under the name HyperBGA by the assignee of the present invention. HyperBGA is a trademark of Endicott Interconnect Technologies, Inc. Such a chip carrier or electronic package would be positioned in the approximate location illustrated by the substantially rectangular pattern “C” inFIG. 1 . As such, the package would be electrically connected to selected ones of the underlying signal lines ofplane 15, either directly or through additional layers if the structure inFIG. 10 is to be part of a larger, thicker multilayered PCB. It is also understood that the pattern of signal lines shown inFIG. 1 would be somewhat different than that shown in that various separate pads (not shown) or other terminations of the lines within pattern “C” may be desired for individual connections to corresponding conductive sites of the respective positioned package. Again, the patterns depicted inFIG. 1 are representative only and not meant to limit the invention. - Although
FIG. 2 depicts the opposed signal line patterns to be parallel and aligned throughout their entire length, the invention is not so limited. Specifically, it is only important that a portion of these lines be parallel and aligned in the vertical orientation defined herein.FIG. 3 represents one example wherein a minor portion of theunderlying signal line 27 departs from the path of the overlyingupper signal line 22 across a short distance thereof. By the term large (or major) portion of the opposed lines being parallel and aligned is meant to define a percentage range in which the total length of the lines directly overlap. In one example of the invention, this range is from about 5 percent to about 95 percent. In a specific example, 25 percent of the lines in each pattern were aligned directly adjacent one another and parallel thereto as taught herein. - In
FIG. 4 , there is shown a partial side elevational view, in section, showing thestructure 10 ofFIG. 1 . As shown therein, three throughholes 35 are utilized to electrically connectrespective signal lines 22 on theupper signal plane 15 tocorresponding signal lines 27 on the lower signal plane. It is also seen inFIG. 4 that theselines FIG. 4 that portions of said lines are not directly above the other, thus representing the slight mismatch in such alignment as depicted inFIG. 3 , while still attaining the reduced cross-talk noise between the signal planes in accordance with the teachings herein. - Each conductive through
hole 35 represents a hole drilled or otherwise formed (e.g., by laser) through thedielectric material conductive layer 37, e.g., copper. It is understood that the illustration of these through holes (or internal, blind vias if additional layers are utilized for structure 10) are not exactly as depicted inFIG. 4 . That is, in the working embodiment (final structure) for the invention, portions of thedielectric material clearance openings 13 of theinterim power plane 11 such that the subsequent drilling or laser utilization will involve removal of dielectric from these openings. Thus, the illustrated thin conductive lines shown inFIG. 4 will in affect be located on walls of dielectric material withinclearance openings 13. Thus, it is seen inFIG. 4 that several electrical connections are attainable between opposed signal lines ofstructure 10 through a common power plane to attain the unique advantages of the instant invention. In one example of the invention, where additional dielectric and conductive layers were added to produce a much larger (thicker) PCB, about 1,500 internal blind (buried) vias and about 70,000 thru holes (through the entire structure) were used. - As also seen in
FIG. 4 , the structure ofFIG. 10 includesadditional layers 41 and 43 (and may include even more such layers if desired), each layer preferably including adielectric material 45 and a corresponding conductive (e.g., signal)layer 49 thereon. Theseconductive layers 49 may be in the form of signal, ground and/or power construction and are preferably formed utilizing the aforementioned photolithographic processing known in the art. In a preferred embodiment, these conductive layers are alternating power or ground, then signal, then power or ground, etc., on each opposite side of the initial structure (shown solid inFIG. 4 ). In a structure as shown inFIG. 4 , the internal structure represented inFIG. 1 thus forms only a core or the like member as part of the final, multilayered structure possibly containing several additional dielectric and conductive layers married thereto, e.g., using conventional lamination techniques. As stated, the invention is thus able to be utilized within such a thicker, multilayered structure having many layers to still attain the results taught herein. - There has thus been shown and described a printed circuit board construction which significantly reduces cross-talk noise between adjacent signal lines in which an interim power conductive plane is utilized. The resulting structure substantially reduces cross-talk noise between the planes to result in a final structure capable of operating at both high and low frequencies, the latter especially desirable in today's more complex board technologies. The signal patterns and resulting connecting structures as described herein are possible on a high density basis wherein the adjacent signal lines on one plane may be as closely spaced as only about 0.002 inch apart on the same plane and also while only spaced 0.005 inch from the corresponding signal line on the adjacent, opposing signal layer. This represents a significant advancement in the art, particularly considering that the structure as produced herein may be manufactured using conventional PCB technologies, thus representing a substantially reduced cost product to the end purchaser.
- While there have been shown and described what are at present the preferred embodiments of the invention, it will be obvious to those skilled in the art that various changes and modifications may be made therein without departing from the scope of the invention as defined by the appended claims.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/634,287 US7530167B2 (en) | 2003-01-30 | 2006-12-06 | Method of making a printed circuit board with low cross-talk noise |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/354,000 US6828514B2 (en) | 2003-01-30 | 2003-01-30 | High speed circuit board and method for fabrication |
US10/740,398 US7176383B2 (en) | 2003-12-22 | 2003-12-22 | Printed circuit board with low cross-talk noise |
US11/634,287 US7530167B2 (en) | 2003-01-30 | 2006-12-06 | Method of making a printed circuit board with low cross-talk noise |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/740,398 Division US7176383B2 (en) | 2003-01-30 | 2003-12-22 | Printed circuit board with low cross-talk noise |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070089290A1 true US20070089290A1 (en) | 2007-04-26 |
US7530167B2 US7530167B2 (en) | 2009-05-12 |
Family
ID=34552791
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/740,398 Expired - Lifetime US7176383B2 (en) | 2003-01-30 | 2003-12-22 | Printed circuit board with low cross-talk noise |
US11/634,287 Expired - Fee Related US7530167B2 (en) | 2003-01-30 | 2006-12-06 | Method of making a printed circuit board with low cross-talk noise |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/740,398 Expired - Lifetime US7176383B2 (en) | 2003-01-30 | 2003-12-22 | Printed circuit board with low cross-talk noise |
Country Status (4)
Country | Link |
---|---|
US (2) | US7176383B2 (en) |
EP (1) | EP1549118A3 (en) |
JP (1) | JP2005183949A (en) |
TW (1) | TW200531608A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8441116B2 (en) * | 2007-12-13 | 2013-05-14 | Hynix Semiconductor Inc. | Semiconductor package having substrate for high speed semiconductor package |
US20140060892A1 (en) * | 2012-08-31 | 2014-03-06 | Yazaki Corporation | Printed circuit board |
CN104582290A (en) * | 2015-01-30 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | High-speed line impedance continuity realization method |
CN112004307A (en) * | 2020-07-30 | 2020-11-27 | 北京浪潮数据技术有限公司 | Differential line wiring structure and differential line wiring structure generation method |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7884666B1 (en) | 2000-10-11 | 2011-02-08 | Silicon Laboratories Inc. | Method and apparatus for reducing interference |
TWI262040B (en) * | 2004-09-15 | 2006-09-11 | Mitac Technology Corp | Circuit structure and circuit substrate using different reference planes to regulate characteristic impedance |
DE102005005063A1 (en) * | 2005-02-03 | 2006-08-17 | Infineon Technologies Ag | Board for reducing the crosstalk of signals |
US20060244124A1 (en) * | 2005-04-27 | 2006-11-02 | Teradyne, Inc. | Reduced cost printed circuit board |
US7381098B2 (en) | 2006-04-11 | 2008-06-03 | Adc Telecommunications, Inc. | Telecommunications jack with crosstalk multi-zone crosstalk compensation and method for designing |
JP5025376B2 (en) * | 2006-09-11 | 2012-09-12 | キヤノン株式会社 | Printed wiring board and electronic device |
AT505941B1 (en) * | 2007-12-03 | 2009-05-15 | Franz Bergmueller | RADIANT PROTECTION DEVICE FOR MOBILE PHONES |
US20090159326A1 (en) * | 2007-12-19 | 2009-06-25 | Richard Mellitz | S-turn via and method for reducing signal loss in double-sided printed wiring boards |
WO2009104251A1 (en) * | 2008-02-20 | 2009-08-27 | 富士通株式会社 | Filter, branching filter, communication module, and communication equipment |
CN201185508Y (en) * | 2008-04-11 | 2009-01-21 | 鸿富锦精密工业(深圳)有限公司 | Printing circuit boards |
JP5144379B2 (en) * | 2008-06-09 | 2013-02-13 | 太陽誘電株式会社 | Duplexer |
EP2338205A4 (en) * | 2008-10-17 | 2012-04-11 | Hewlett Packard Development Co | Transmission line circuit having pairs of crossing conductive lines |
TWI393514B (en) * | 2009-04-20 | 2013-04-11 | Hon Hai Prec Ind Co Ltd | Flexible printed circuit board |
US8288657B2 (en) * | 2009-10-12 | 2012-10-16 | International Business Machines Corporation | Noise coupling reduction and impedance discontinuity control in high-speed ceramic modules |
US8289727B2 (en) * | 2010-06-11 | 2012-10-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package substrate |
CN102811549A (en) * | 2011-06-03 | 2012-12-05 | 鸿富锦精密工业(深圳)有限公司 | Circuit board |
CN103947055B (en) | 2011-11-23 | 2017-03-08 | 泛达公司 | Compensation network using quadrature compensation network |
CN102595773B (en) * | 2012-02-21 | 2014-06-04 | 华为终端有限公司 | Method and device for detecting design of PCB (Printed Circuit Board) and PCB |
CN103428985A (en) * | 2012-05-21 | 2013-12-04 | 鸿富锦精密工业(武汉)有限公司 | Circuit board |
US9136647B2 (en) | 2012-06-01 | 2015-09-15 | Panduit Corp. | Communication connector with crosstalk compensation |
JP6176917B2 (en) * | 2012-11-20 | 2017-08-09 | キヤノン株式会社 | Printed wiring board, printed circuit board, and electronic equipment |
US9246463B2 (en) | 2013-03-07 | 2016-01-26 | Panduit Corp. | Compensation networks and communication connectors using said compensation networks |
US10103054B2 (en) * | 2013-03-13 | 2018-10-16 | Intel Corporation | Coupled vias for channel cross-talk reduction |
US9257792B2 (en) | 2013-03-14 | 2016-02-09 | Panduit Corp. | Connectors and systems having improved crosstalk performance |
US9277641B2 (en) * | 2013-04-04 | 2016-03-01 | Qualcomm Incorporated | Routing and shielding of signal lines to improve isolation |
KR101416159B1 (en) | 2013-09-06 | 2014-07-14 | 주식회사 기가레인 | Printed curcuit board comprising contact pad |
JP2017009725A (en) * | 2015-06-19 | 2017-01-12 | ソニー株式会社 | Display device |
CN106550531A (en) * | 2015-09-17 | 2017-03-29 | 鸿富锦精密工业(武汉)有限公司 | Circuit board |
JP6635803B2 (en) | 2016-01-25 | 2020-01-29 | アルパイン株式会社 | Wiring structure and printed wiring board having the wiring structure |
CN111586960B (en) * | 2019-02-15 | 2021-09-14 | 华为技术有限公司 | Anti-interference circuit board and terminal |
CN111712034A (en) * | 2020-05-29 | 2020-09-25 | 苏州浪潮智能科技有限公司 | Device for reducing local reference-layer-free strip line crosstalk |
TWI770618B (en) * | 2020-09-26 | 2022-07-11 | 矽品精密工業股份有限公司 | Electronic package and carrying substrate thereof |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272600A (en) * | 1992-09-02 | 1993-12-21 | Microelectronics And Computer Technology Corporation | Electrical interconnect device with interwoven power and ground lines and capacitive vias |
US5649160A (en) * | 1995-05-23 | 1997-07-15 | Microunity Systems Engineering, Inc. | Noise reduction in integrated circuits and circuit assemblies |
US6020614A (en) * | 1998-03-25 | 2000-02-01 | Worley; Eugene Robert | Method of reducing substrate noise coupling in mixed signal integrated circuits |
US6184477B1 (en) * | 1998-12-02 | 2001-02-06 | Kyocera Corporation | Multi-layer circuit substrate having orthogonal grid ground and power planes |
US6198635B1 (en) * | 1999-05-18 | 2001-03-06 | Vsli Technology, Inc. | Interconnect layout pattern for integrated circuit packages and the like |
US6218631B1 (en) * | 1998-05-13 | 2001-04-17 | International Business Machines Corporation | Structure for reducing cross-talk in VLSI circuits and method of making same using filled channels to minimize cross-talk |
US6388200B2 (en) * | 1993-03-01 | 2002-05-14 | The Board Of Trustees Of The University Of Arkansas | Electronic interconnection medium having offset electrical mesh plane |
US20020100613A1 (en) * | 2000-04-25 | 2002-08-01 | International Business Machines Corporation | Conductive substructures of a multilayered laminate |
US6429757B1 (en) * | 1998-12-29 | 2002-08-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Coupling arrangement for a stripline network |
US6429752B1 (en) * | 1999-06-17 | 2002-08-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Electrical transmission line arrangement having displaced conductor sections |
US20020108780A1 (en) * | 2000-04-25 | 2002-08-15 | International Business Machines Corporation | Multilayered laminate |
US6441470B1 (en) * | 2001-08-21 | 2002-08-27 | Sun Microsystems, Inc. | Technique to minimize crosstalk in electronic packages |
US20020148637A1 (en) * | 2001-04-12 | 2002-10-17 | International Business Machines Corporation | High performance dense wire for printed circuit board |
US6501058B2 (en) * | 2000-11-30 | 2002-12-31 | Lg Electronics Inc. | Method for controlling defrosting in microwaven oven |
US6522214B1 (en) * | 1999-06-17 | 2003-02-18 | Telefonaktiebolaget Lm Ericsson (Publ) | Electrical transmission line arrangement with a cross-over |
US6529229B2 (en) * | 2000-01-24 | 2003-03-04 | Oki Data Corporation | Driving circuit, printed wiring board, and print head with clock inverting circuits |
US6750403B2 (en) * | 2002-04-18 | 2004-06-15 | Hewlett-Packard Development Company, L.P. | Reconfigurable multilayer printed circuit board |
US20050121766A1 (en) * | 2003-10-22 | 2005-06-09 | Devnani Nurwati S. | Integrated circuit and method of manufacturing an integrated circuit and package |
US6909052B1 (en) * | 2002-08-23 | 2005-06-21 | Emc Corporation | Techniques for making a circuit board with improved impedance characteristics |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2060266B (en) * | 1979-10-05 | 1984-05-31 | Borrill P L | Multilayer printed circuit board |
US4854038A (en) * | 1988-03-16 | 1989-08-08 | International Business Machines Corporation | Modularized fabrication of high performance printed circuit boards |
US5229550A (en) * | 1990-10-30 | 1993-07-20 | International Business Machines Corporation | Encapsulated circuitized power core alignment and lamination |
JPH07326833A (en) * | 1994-06-02 | 1995-12-12 | Fujitsu Ltd | Wiring pattern restraining emi radiation |
US5571608A (en) * | 1994-07-15 | 1996-11-05 | Dell Usa, L.P. | Apparatus and method of making laminate an embedded conductive layer |
US6204453B1 (en) * | 1998-12-02 | 2001-03-20 | International Business Machines Corporation | Two signal one power plane circuit board |
US5862010A (en) * | 1997-07-08 | 1999-01-19 | International Business Machines Corporation | Transducer suspension system |
JP4204150B2 (en) * | 1998-10-16 | 2009-01-07 | パナソニック株式会社 | Multilayer circuit board |
US6446152B1 (en) * | 1999-03-03 | 2002-09-03 | Nortel Networks Limited | System and method for multi-coupling digital signals and a backplane data bus with multi-coupling of digital signals |
JP3402358B2 (en) * | 1999-06-28 | 2003-05-06 | 日本電気株式会社 | Printed board |
JP2001144452A (en) * | 1999-11-15 | 2001-05-25 | Nec Corp | Multilayered printed board |
JP2001267701A (en) * | 2000-03-21 | 2001-09-28 | Ricoh Co Ltd | Printed board |
JP2002151917A (en) * | 2000-08-29 | 2002-05-24 | Toshiba Corp | Wiring board and electronic equipment |
US6826830B2 (en) * | 2002-02-05 | 2004-12-07 | International Business Machines Corporation | Multi-layered interconnect structure using liquid crystalline polymer dielectric |
US6995322B2 (en) * | 2003-01-30 | 2006-02-07 | Endicott Interconnect Technologies, Inc. | High speed circuitized substrate with reduced thru-hole stub, method for fabrication and information handling system utilizing same |
US6828514B2 (en) * | 2003-01-30 | 2004-12-07 | Endicott Interconnect Technologies, Inc. | High speed circuit board and method for fabrication |
-
2003
- 2003-12-22 US US10/740,398 patent/US7176383B2/en not_active Expired - Lifetime
-
2004
- 2004-12-02 JP JP2004349471A patent/JP2005183949A/en active Pending
- 2004-12-09 TW TW093138054A patent/TW200531608A/en unknown
- 2004-12-13 EP EP04257721A patent/EP1549118A3/en not_active Withdrawn
-
2006
- 2006-12-06 US US11/634,287 patent/US7530167B2/en not_active Expired - Fee Related
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272600A (en) * | 1992-09-02 | 1993-12-21 | Microelectronics And Computer Technology Corporation | Electrical interconnect device with interwoven power and ground lines and capacitive vias |
US6388200B2 (en) * | 1993-03-01 | 2002-05-14 | The Board Of Trustees Of The University Of Arkansas | Electronic interconnection medium having offset electrical mesh plane |
US5649160A (en) * | 1995-05-23 | 1997-07-15 | Microunity Systems Engineering, Inc. | Noise reduction in integrated circuits and circuit assemblies |
US6020614A (en) * | 1998-03-25 | 2000-02-01 | Worley; Eugene Robert | Method of reducing substrate noise coupling in mixed signal integrated circuits |
US6218631B1 (en) * | 1998-05-13 | 2001-04-17 | International Business Machines Corporation | Structure for reducing cross-talk in VLSI circuits and method of making same using filled channels to minimize cross-talk |
US6184477B1 (en) * | 1998-12-02 | 2001-02-06 | Kyocera Corporation | Multi-layer circuit substrate having orthogonal grid ground and power planes |
US6429757B1 (en) * | 1998-12-29 | 2002-08-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Coupling arrangement for a stripline network |
US6198635B1 (en) * | 1999-05-18 | 2001-03-06 | Vsli Technology, Inc. | Interconnect layout pattern for integrated circuit packages and the like |
US6429752B1 (en) * | 1999-06-17 | 2002-08-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Electrical transmission line arrangement having displaced conductor sections |
US6522214B1 (en) * | 1999-06-17 | 2003-02-18 | Telefonaktiebolaget Lm Ericsson (Publ) | Electrical transmission line arrangement with a cross-over |
US6529229B2 (en) * | 2000-01-24 | 2003-03-04 | Oki Data Corporation | Driving circuit, printed wiring board, and print head with clock inverting circuits |
US20020100613A1 (en) * | 2000-04-25 | 2002-08-01 | International Business Machines Corporation | Conductive substructures of a multilayered laminate |
US20020108780A1 (en) * | 2000-04-25 | 2002-08-15 | International Business Machines Corporation | Multilayered laminate |
US6501058B2 (en) * | 2000-11-30 | 2002-12-31 | Lg Electronics Inc. | Method for controlling defrosting in microwaven oven |
US20020148637A1 (en) * | 2001-04-12 | 2002-10-17 | International Business Machines Corporation | High performance dense wire for printed circuit board |
US6441470B1 (en) * | 2001-08-21 | 2002-08-27 | Sun Microsystems, Inc. | Technique to minimize crosstalk in electronic packages |
US6750403B2 (en) * | 2002-04-18 | 2004-06-15 | Hewlett-Packard Development Company, L.P. | Reconfigurable multilayer printed circuit board |
US6909052B1 (en) * | 2002-08-23 | 2005-06-21 | Emc Corporation | Techniques for making a circuit board with improved impedance characteristics |
US20050121766A1 (en) * | 2003-10-22 | 2005-06-09 | Devnani Nurwati S. | Integrated circuit and method of manufacturing an integrated circuit and package |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8441116B2 (en) * | 2007-12-13 | 2013-05-14 | Hynix Semiconductor Inc. | Semiconductor package having substrate for high speed semiconductor package |
US20140060892A1 (en) * | 2012-08-31 | 2014-03-06 | Yazaki Corporation | Printed circuit board |
US9258887B2 (en) * | 2012-08-31 | 2016-02-09 | Yazaki Corporation | Printed circuit board |
CN104582290A (en) * | 2015-01-30 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | High-speed line impedance continuity realization method |
CN112004307A (en) * | 2020-07-30 | 2020-11-27 | 北京浪潮数据技术有限公司 | Differential line wiring structure and differential line wiring structure generation method |
Also Published As
Publication number | Publication date |
---|---|
TW200531608A (en) | 2005-09-16 |
EP1549118A2 (en) | 2005-06-29 |
JP2005183949A (en) | 2005-07-07 |
US7530167B2 (en) | 2009-05-12 |
EP1549118A3 (en) | 2007-07-18 |
US7176383B2 (en) | 2007-02-13 |
US20050133257A1 (en) | 2005-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7530167B2 (en) | Method of making a printed circuit board with low cross-talk noise | |
US7478472B2 (en) | Method of making circuitized substrate with signal wire shielding | |
US5466892A (en) | Circuit boards including capacitive coupling for signal transmission and methods of use and manufacture | |
US8094429B2 (en) | Multilayer capacitors and methods for making the same | |
CA2454289C (en) | High speed circuit board and method for fabrication | |
US6700076B2 (en) | Multi-layer interconnect module and method of interconnection | |
US6444922B1 (en) | Zero cross-talk signal line design | |
US7256354B2 (en) | Technique for reducing the number of layers in a multilayer circuit board | |
US7518884B2 (en) | Tailoring impedances of conductive traces in a circuit board | |
US20020089831A1 (en) | Module with one side stacked memory | |
US20060076160A1 (en) | Multilayer printed circuit board | |
US8536464B2 (en) | Multilayer substrate | |
WO2001001453A2 (en) | Method and apparatus for adjusting electrical characteristics of signal traces in layered circuit boards | |
JPH0653351A (en) | Substrate and manufacture for electronic package provided with multilayer interconnection | |
US20030196832A1 (en) | Reconfigurable multilayer printed circuit board | |
US7209368B2 (en) | Circuitized substrate with signal wire shielding, electrical assembly utilizing same and method of making | |
US7679005B2 (en) | Circuitized substrate with shielded signal lines and plated-thru-holes and method of making same, and electrical assembly and information handling system utilizing same | |
US7088200B2 (en) | Method and structure to control common mode impedance in fan-out regions | |
US7312402B2 (en) | Method and apparatus for providing improved loop inductance of decoupling capacitors | |
US6710255B2 (en) | Printed circuit board having buried intersignal capacitance and method of making | |
JP4027802B2 (en) | Wiring structure | |
US7196906B1 (en) | Circuit board having segments with different signal speed characteristics | |
CN113678574B (en) | Packaging device for common mode rejection and printed circuit board | |
KR100669963B1 (en) | Multilayer PCB and the manufacturing method thereof | |
JP2005286436A (en) | Wiring board for high frequency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY AGREEMENT;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:021912/0908 Effective date: 20080930 |
|
AS | Assignment |
Owner name: ENDICOTT INTERCONNECT TECHNOLOGIES, INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:028230/0611 Effective date: 20120210 Owner name: PNC BANK, NATIONAL ASSOCIATION, PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNORS:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;EI TRANSPORTATION COMPANY LLC;ENDICOTT MEDTECH, INC.;REEL/FRAME:028230/0798 Effective date: 20120210 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: INTEGRIAN HOLDINGS, LLC, NEW YORK Free format text: ASSIGNMENT OF SECURITY AGREEMENT;ASSIGNOR:PNC BANK, NATIONAL ASSOCIATION;REEL/FRAME:029938/0823 Effective date: 20130306 |
|
AS | Assignment |
Owner name: M&T BANK, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;EI TRANSPORTATION COMPANY LLC;ENDICOTT MEDTECH, INC.;AND OTHERS;REEL/FRAME:030359/0057 Effective date: 20130313 |
|
AS | Assignment |
Owner name: MAINES, WILLIAM, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:030599/0918 Effective date: 20130612 Owner name: MAINES, DAVID, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:030599/0918 Effective date: 20130612 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: ENDICOTT INTERCONNECT TECHNOLOGIES, INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNORS:MAINES, WILLIAM;MAINES, DAVID;REEL/FRAME:035098/0968 Effective date: 20150130 |
|
AS | Assignment |
Owner name: I3 ELECTRONICS, INC., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENDICOTT INTERCONNECT TECHNOLOGIES, INC.;REEL/FRAME:035442/0569 Effective date: 20150415 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170512 |