US20070073955A1 - Multi-function PCI device - Google Patents

Multi-function PCI device Download PDF

Info

Publication number
US20070073955A1
US20070073955A1 US11/239,741 US23974105A US2007073955A1 US 20070073955 A1 US20070073955 A1 US 20070073955A1 US 23974105 A US23974105 A US 23974105A US 2007073955 A1 US2007073955 A1 US 2007073955A1
Authority
US
United States
Prior art keywords
pci
bridge
function
error
configuration data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/239,741
Inventor
Joseph Murray
Sailesh Bissessur
Shailendra Jha
Victor Lau
Bruno DiPlacido
Nai-chih Chang
Suresh Chemudupati
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US11/239,741 priority Critical patent/US20070073955A1/en
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BISSESSUR, SAILESH, MURRAY, JOSEPH, JHA, SHAILENDRA, CHANG, NAI-CHIH, CHEMUDUPATI, SURESH, DIPLACIDO, BRUNO, LAU, VICTOR
Publication of US20070073955A1 publication Critical patent/US20070073955A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Abstract

A multi-function peripheral component interconnect (PCI) device is disclosed. The device includes a first configuration data structure associated with a first PCI function, a second configuration data structure associated with a second PCI function and a PCI bridge, coupled the first and second configuration data structures. The PCI bridge processes transactions on behalf of the first and second functions.

Description

    FIELD OF THE INVENTION
  • The present invention relates to computer systems; more particularly, the present invention relates to peripheral component interconnect (PCI) devices.
  • BACKGROUND
  • PCI devices feature an interconnection between various attached devices and a microprocessor in which expansion slots are spaced closely for high speed operation. Currently, multi-function PCI devices are being implemented, which allow a particular device to abstract multiple functions in PCI, PCI extended (PCI-X) or PCI-Express. However, in such devices an application bridge is included for each implemented function. Therefore, transaction and physical layers are replicated for each function, resulting in increased overhead to interface multi-function devices.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements, and in which:
  • FIG. 1 is a block diagram of one embodiment of a computer system;
  • FIG. 2 illustrates a conventional multi-function device;
  • FIG. 3 illustrates one embodiment of a multi-function device;
  • FIG. 4 illustrates another embodiment of a multi-function device; and
  • FIG. 5 illustrates one embodiment of a common application bridge.
  • DETAILED DESCRIPTION
  • A multi-function PCI device having a common bridge is described. In the following detailed description of the present invention numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.
  • Reference in the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment.
  • FIG. 1 is a block diagram of one embodiment of a computer system 100. Computer system 100 includes a central processing unit (CPU) 102 coupled to an interface 105. In one embodiment, CPU 102 is a processor in the Pentium® family of processors Pentium® IV processors available from Intel Corporation of Santa Clara, Calif. Alternatively, other CPUs may be used.
  • For instance, CPU 102 may be implemented using multiple processing cores. In other embodiments, computer system 100 may include multiple CPUs 102
  • In a further embodiment, a chipset 107 is also coupled to interface 105. Chipset 107 includes a memory control hub (MCH) 110. MCH 110 may include a memory controller 112 that is coupled to a main system memory 115. Main system memory 115 stores data and sequences of instructions that are executed by CPU 102 or any other device included in system 100. In one embodiment, main system memory 115 includes dynamic random access memory (DRAM); however, main system memory 115 may be implemented using other memory types. Additional devices may also be coupled to interface 105, such as multiple CPUs and/or multiple system memories.
  • MCH 110 is coupled to an input/output control hub (ICH) 140 via a hub interface. ICH 140 provides an interface to input/output (I/O) devices within computer system 100. ICH 140 may support standard I/O operations on I/O busses such as peripheral component interconnect (PCI), accelerated graphics port (AGP), universal serial bus (USB), low pin count (LPC) bus, or any other kind of I/O bus (not shown).
  • According to one embodiment, a multi-function PCI device 150 is coupled to ICH 140. In a further embodiment, device 150 may be a storage controller. However in other embodiments, other multi-function applications (e.g., network interface controller) may be implemented at device 150.
  • Traditionally, multi-function PCI devices employ a configuration data structure (Configuration header) per function, which allows computer system 100 to identify and control a device associated with the function. In addition, each function includes transaction queues to transport requests to and from the function. In a complex multi-function device many PCI interfaces may be required.
  • FIG. 2 illustrates a conventional multi-function device. As shown in FIG. 2, an application PCI bridge is coupled between a multi-function (e.g., PCI, PCI-X, and PCI-Express) bus and a register associated with the Configuration header for each function. As discussed above, transaction and physical layers are replicated for each function, leading to increased overhead to interface multi-function devices.
  • According to one embodiment, a single application PCI bridge is provided behind which multiple functions in PCI, PCI-X or PCI-Express may be implemented. FIG. 3 illustrates one embodiment of a multi-function device 150. Multi-function device 150 includes a common application PCI bridge 300 with multiple Configuration header registers 310(a)-310(c) behind bridge 300, each representing a different function. The common bridge 300 processes transactions on behalf of all functions.
  • According to one embodiment, bridge 300 is coupled to the Configuration headers of each function via separate sideband signal interfaces. Consequently, bridge 300 receives the “settings” for each function (e.g., Base-Address-Registers (or BARS)) via the sideband signals. In a further embodiment, bridge 300 processes each transaction based upon the current settings of the associated function.
  • Although illustrated as supporting three functions in FIG. 3, bridge 300 may support any number of functions up to the maximum supported in PCI (e.g., 8). In other embodiments, bridge 300 may also support multiple devices up to the maximum supported in PCI (e.g., 32). In such an embodiment, bridge 300 could support as many as 256 (or 32×8) functions.
  • According to one embodiment, for transactions to the configuration headers 310 the PCI address is translated to a local bus address. Similarly, there is some address space on the local bus that is allocated to PCI configuration header 310 space. Therefore, the PCI configuration header blocks 310 are local bus targets which decode their respective address spaces.
  • In a further embodiment, bridge 300 uses a function's BARS (not-shown) to claim PCI transactions on behalf of the function in order to translate to a local bus address and forward to a memory controller on the local bus. In yet a further embodiment, local bus initiators (e.g. DMA or CPU) may initiate outbound (local to PCI) transactions on behalf of any function. As a result, each PCI function includes an abstract collection of initiators and targets on the local bus.
  • FIG. 4 is a more detailed embodiment illustrating how device 300 assembles initiators and targets. In this embodiment, device 300 is a two function device, where a Function 0 incorporates Configuration header, Memory Controller and DMA Controller and a Function 1 incorporates Configuration header, Memory Controller and CPU. Not that in other embodiments, multiple DMA controllers, multiple CPUs, and multiple memory controllers may be included within device 300.
  • According to one embodiment, device 300 is programmable to enable the DMA controllers, CPUs, and memory controllers to be assembled into a variety of functions configuration of the. Consequently, the multi-function device 150 can take on different characteristics by enabling or disabling various function headers, and/or remapping the inbound translation functions to different targets on the local bus.
  • Referring to FIG. 4, PCI transactions received at the BAR of Function 0 may be claimed by the bridge and translated to an address that will hit region A of the memory controller, while PCI transactions received at the BAR of Function 1 can be translated to an address that will hit region B of the memory controller (or even a different memory controller).
  • Local bus transactions originated by the CPU or by the DMA controller may be claimed by bridge 300 and originated on the PCI bus using the appropriate function number. As discussed above, the translations are fully programmable, enabling bridge 300 to implement PCI functions as an abstract collection of features.
  • Referring back to FIG. 3, bridge 300 also includes error handling logic 305 to detect PCI errors (e.g. master-Abort, etc.). In addition, logic 305 reports errors to each function via a common error reporting bus. According to one embodiment, each error is tagged with an identifier corresponding to the function for which the error occurred and is subsequently transmitted on the error reporting bus.
  • For instance, an error associated with a function corresponding to Configuration header register 310(a) is appropriately tagged and transmitted on the error reporting bus. Consequently, Configuration header register 310(a) recognizes the tag and captures the error based upon the function identifier and logs the error.
  • FIG. 5 illustrates one embodiment of a more detailed view of a bridge 300. As shown in FIG. 5, bridge 300 is coupled between the local bus and the PCI bus by physical layers. In addition, each physical layer is associated with a protocol layer having translation decoders to perform PCI/local and local/PCI translations. A transaction layer is included between the protocol layers. The transaction layer includes PCI/local and local/PCI to temporarily store the corresponding transactions prior to the above-described translations. In addition, an error reporting queue is included to support error handling logic 305 by temporarily storing PCI error reports.
  • The above-described multi-function PCI device significantly reduces the overhead to interface multi-function devices to PCI by sharing the transaction and physical layers.
  • Whereas many alterations and modifications of the present invention will no doubt become apparent to a person of ordinary skill in the art after having read the foregoing description, it is to be understood that any particular embodiment shown and described by way of illustration is in no way intended to be considered limiting. Therefore, references to details of various embodiments are not intended to limit the scope of the claims, which in themselves recite only those features regarded as essential to the invention.

Claims (20)

1. A multi-function peripheral component interconnect (PCI) device comprising:
a first configuration data structure associated with a first PCI function;
a second configuration data structure associated with a second PCI function; and
a PCI bridge, coupled to the first and second configuration data structures, to process transactions on behalf of the first and second functions.
2. The device of claim 1 further comprising:
a first side band interface coupled between the bridge and the first configuration data structure; and
a second side band interface coupled between the bridge and the second configuration data structure.
3. The device of claim 2 wherein the bridge receives settings for the first and second functions via sideband signals received via the first and second side band interfaces.
4. The device of claim 3 wherein the bridge processes transactions based upon current settings for the first and second functions.
5. The device of claim 1 further comprising error handling logic to detect PCI errors received at the bridge.
6. The device of claim 5 further comprising an error reporting bus coupled to the error handling logic and the first and second configuration data structures.
7. The device of claim 6 wherein the error handling logic reports errors to the first and second functions by tagging each error with an identifier associated with the particular function and transmitting the error on to the error reporting bus.
8. A method comprising:
receiving a first transaction at a peripheral component interconnect (PCI) bridge;
determining whether the first transaction is associated with a first PCI function or associated with a second PCI function; and
transmitting the first transaction to a first configuration data structure if the first transaction is associated with the first PCI function.
9. The method of claim 8 further comprising transmitting the first transaction to a second configuration data structure if the second transaction is associated with the second PCI function.
10. The method of claim 8 further comprising:
detecting an error in the first transaction at the bridge after determining that the first transaction is associated with the first PCI function; and
tagging the error with an identifier associated with the first PCI function; and
transmitting the error on to an error reporting bus.
11. The method of claim 8 further comprising:
receiving settings at the bridge for the first function via a first sideband interface; and
receiving settings at the bridge for the second function via a second sideband interface.
12. A system comprising:
a central processing unit (CPU);
a control hub coupled to the CPU; and
a multi-function device, coupled to the control hub, having:
a first configuration data structure associated with a first PCI function;
a second configuration data structure associated with a second PCI function; and
a PCI bridge, coupled the first and second configuration data structures, to process transactions on behalf of the first and second functions.
13. The system of claim 12 wherein the device further comprises:
a first side band interface coupled between the bridge and the first configuration data structure; and
a second side band interface coupled between the bridge and the second configuration data structure.
14. The system of claim 13 wherein the bridge receives settings for the first and second functions via sideband signals received via the first and second side band interfaces.
15. The system of claim 14 wherein the bridge processes transactions based upon current settings for the first and second functions.
16. The system of claim 12 further comprising error handling logic to detect PCI errors received at the bridge.
17. The system of claim 16 further comprising an error reporting bus coupled to the error handling logic and the first and second configuration data structures.
18. The system of claim 17 wherein the error handling logic reports errors to the first and second functions by tagging each error with an identifier associated with the particular function and transmitting the error on to the error reporting bus.
19. The system of claim 12 wherein the device is a network interface controller.
20. The system of claim 12 wherein the device is a storage controller.
US11/239,741 2005-09-29 2005-09-29 Multi-function PCI device Abandoned US20070073955A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/239,741 US20070073955A1 (en) 2005-09-29 2005-09-29 Multi-function PCI device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/239,741 US20070073955A1 (en) 2005-09-29 2005-09-29 Multi-function PCI device

Publications (1)

Publication Number Publication Date
US20070073955A1 true US20070073955A1 (en) 2007-03-29

Family

ID=37895534

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/239,741 Abandoned US20070073955A1 (en) 2005-09-29 2005-09-29 Multi-function PCI device

Country Status (1)

Country Link
US (1) US20070073955A1 (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070240018A1 (en) * 2005-12-29 2007-10-11 Intel Corporation Functional level reset on a per device/function basis
US8416834B2 (en) 2010-06-23 2013-04-09 International Business Machines Corporation Spread spectrum wireless communication code for data center environments
US8417911B2 (en) 2010-06-23 2013-04-09 International Business Machines Corporation Associating input/output device requests with memory associated with a logical partition
US8458387B2 (en) 2010-06-23 2013-06-04 International Business Machines Corporation Converting a message signaled interruption into an I/O adapter event notification to a guest operating system
US8478922B2 (en) 2010-06-23 2013-07-02 International Business Machines Corporation Controlling a rate at which adapter interruption requests are processed
US8505032B2 (en) 2010-06-23 2013-08-06 International Business Machines Corporation Operating system notification of actions to be taken responsive to adapter events
US8504754B2 (en) 2010-06-23 2013-08-06 International Business Machines Corporation Identification of types of sources of adapter interruptions
US8510599B2 (en) 2010-06-23 2013-08-13 International Business Machines Corporation Managing processing associated with hardware events
US8549182B2 (en) 2010-06-23 2013-10-01 International Business Machines Corporation Store/store block instructions for communicating with adapters
US8566480B2 (en) 2010-06-23 2013-10-22 International Business Machines Corporation Load instruction for communicating with adapters
US8572635B2 (en) 2010-06-23 2013-10-29 International Business Machines Corporation Converting a message signaled interruption into an I/O adapter event notification
US8615645B2 (en) 2010-06-23 2013-12-24 International Business Machines Corporation Controlling the selectively setting of operational parameters for an adapter
US8615622B2 (en) 2010-06-23 2013-12-24 International Business Machines Corporation Non-standard I/O adapters in a standardized I/O architecture
US8621112B2 (en) 2010-06-23 2013-12-31 International Business Machines Corporation Discovery by operating system of information relating to adapter functions accessible to the operating system
US8626970B2 (en) 2010-06-23 2014-01-07 International Business Machines Corporation Controlling access by a configuration to an adapter function
US8631222B2 (en) 2010-06-23 2014-01-14 International Business Machines Corporation Translation of input/output addresses to memory addresses
US8639858B2 (en) 2010-06-23 2014-01-28 International Business Machines Corporation Resizing address spaces concurrent to accessing the address spaces
US8645606B2 (en) 2010-06-23 2014-02-04 International Business Machines Corporation Upbound input/output expansion request and response processing in a PCIe architecture
US8645767B2 (en) 2010-06-23 2014-02-04 International Business Machines Corporation Scalable I/O adapter function level error detection, isolation, and reporting
US8650337B2 (en) 2010-06-23 2014-02-11 International Business Machines Corporation Runtime determination of translation formats for adapter functions
US8650335B2 (en) 2010-06-23 2014-02-11 International Business Machines Corporation Measurement facility for adapter functions
US8656228B2 (en) 2010-06-23 2014-02-18 International Business Machines Corporation Memory error isolation and recovery in a multiprocessor computer system
US8671287B2 (en) 2010-06-23 2014-03-11 International Business Machines Corporation Redundant power supply configuration for a data center
US8677180B2 (en) 2010-06-23 2014-03-18 International Business Machines Corporation Switch failover control in a multiprocessor computer system
US8683108B2 (en) 2010-06-23 2014-03-25 International Business Machines Corporation Connected input/output hub management
US8745292B2 (en) 2010-06-23 2014-06-03 International Business Machines Corporation System and method for routing I/O expansion requests and responses in a PCIE architecture
US8918573B2 (en) 2010-06-23 2014-12-23 International Business Machines Corporation Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment
US9195623B2 (en) 2010-06-23 2015-11-24 International Business Machines Corporation Multiple address spaces per adapter with address translation
US9213661B2 (en) 2010-06-23 2015-12-15 International Business Machines Corporation Enable/disable adapters of a computing environment
US9342352B2 (en) 2010-06-23 2016-05-17 International Business Machines Corporation Guest access to address spaces of adapter
US10089129B2 (en) 2014-06-30 2018-10-02 International Business Machines Corporation Supporting flexible deployment and migration of virtual servers via unique function identifiers

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5884027A (en) * 1995-06-15 1999-03-16 Intel Corporation Architecture for an I/O processor that integrates a PCI to PCI bridge
US5960213A (en) * 1995-12-18 1999-09-28 3D Labs Inc. Ltd Dynamically reconfigurable multi-function PCI adapter device
US6009488A (en) * 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US6023736A (en) * 1997-12-19 2000-02-08 International Business Machines Corporation System for dynamically configuring I/O device adapters where a function configuration register contains ready/not ready flags corresponding to each I/O device adapter
US20020083258A1 (en) * 2000-12-27 2002-06-27 Bauman Ellen Marie Method and apparatus for interrupt routing of PCI adapters via device address mapping
US6581130B1 (en) * 2000-04-04 2003-06-17 Hewlett Packard Development Company, L.P. Dynamic remapping of address registers for address translation between multiple busses
US6647434B1 (en) * 1999-12-28 2003-11-11 Dell Usa, L.P. Multifunction device with register space for individually enabling or disabling a function of plurality of functions in response to function configuration
US20050172061A1 (en) * 2002-10-29 2005-08-04 Shinji Ushigami Device controller
US7107382B2 (en) * 2003-04-03 2006-09-12 Emulex Design & Manufacturing Corporation Virtual peripheral component interconnect multiple-function device

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5884027A (en) * 1995-06-15 1999-03-16 Intel Corporation Architecture for an I/O processor that integrates a PCI to PCI bridge
US5960213A (en) * 1995-12-18 1999-09-28 3D Labs Inc. Ltd Dynamically reconfigurable multi-function PCI adapter device
US6009488A (en) * 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US6023736A (en) * 1997-12-19 2000-02-08 International Business Machines Corporation System for dynamically configuring I/O device adapters where a function configuration register contains ready/not ready flags corresponding to each I/O device adapter
US6647434B1 (en) * 1999-12-28 2003-11-11 Dell Usa, L.P. Multifunction device with register space for individually enabling or disabling a function of plurality of functions in response to function configuration
US6581130B1 (en) * 2000-04-04 2003-06-17 Hewlett Packard Development Company, L.P. Dynamic remapping of address registers for address translation between multiple busses
US20020083258A1 (en) * 2000-12-27 2002-06-27 Bauman Ellen Marie Method and apparatus for interrupt routing of PCI adapters via device address mapping
US20050172061A1 (en) * 2002-10-29 2005-08-04 Shinji Ushigami Device controller
US7107382B2 (en) * 2003-04-03 2006-09-12 Emulex Design & Manufacturing Corporation Virtual peripheral component interconnect multiple-function device

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070240018A1 (en) * 2005-12-29 2007-10-11 Intel Corporation Functional level reset on a per device/function basis
US8468284B2 (en) 2010-06-23 2013-06-18 International Business Machines Corporation Converting a message signaled interruption into an I/O adapter event notification to a guest operating system
US8417911B2 (en) 2010-06-23 2013-04-09 International Business Machines Corporation Associating input/output device requests with memory associated with a logical partition
US8458387B2 (en) 2010-06-23 2013-06-04 International Business Machines Corporation Converting a message signaled interruption into an I/O adapter event notification to a guest operating system
US8457174B2 (en) 2010-06-23 2013-06-04 International Business Machines Corporation Spread spectrum wireless communication code for data center environments
US8416834B2 (en) 2010-06-23 2013-04-09 International Business Machines Corporation Spread spectrum wireless communication code for data center environments
US8478922B2 (en) 2010-06-23 2013-07-02 International Business Machines Corporation Controlling a rate at which adapter interruption requests are processed
US8505032B2 (en) 2010-06-23 2013-08-06 International Business Machines Corporation Operating system notification of actions to be taken responsive to adapter events
US8504754B2 (en) 2010-06-23 2013-08-06 International Business Machines Corporation Identification of types of sources of adapter interruptions
US8510599B2 (en) 2010-06-23 2013-08-13 International Business Machines Corporation Managing processing associated with hardware events
US8549182B2 (en) 2010-06-23 2013-10-01 International Business Machines Corporation Store/store block instructions for communicating with adapters
US8566480B2 (en) 2010-06-23 2013-10-22 International Business Machines Corporation Load instruction for communicating with adapters
US8572635B2 (en) 2010-06-23 2013-10-29 International Business Machines Corporation Converting a message signaled interruption into an I/O adapter event notification
US8601497B2 (en) 2010-06-23 2013-12-03 International Business Machines Corporation Converting a message signaled interruption into an I/O adapter event notification
US8615645B2 (en) 2010-06-23 2013-12-24 International Business Machines Corporation Controlling the selectively setting of operational parameters for an adapter
US8615622B2 (en) 2010-06-23 2013-12-24 International Business Machines Corporation Non-standard I/O adapters in a standardized I/O architecture
US8621112B2 (en) 2010-06-23 2013-12-31 International Business Machines Corporation Discovery by operating system of information relating to adapter functions accessible to the operating system
US8626970B2 (en) 2010-06-23 2014-01-07 International Business Machines Corporation Controlling access by a configuration to an adapter function
US8631222B2 (en) 2010-06-23 2014-01-14 International Business Machines Corporation Translation of input/output addresses to memory addresses
US8635430B2 (en) 2010-06-23 2014-01-21 International Business Machines Corporation Translation of input/output addresses to memory addresses
US8639858B2 (en) 2010-06-23 2014-01-28 International Business Machines Corporation Resizing address spaces concurrent to accessing the address spaces
US8645606B2 (en) 2010-06-23 2014-02-04 International Business Machines Corporation Upbound input/output expansion request and response processing in a PCIe architecture
US8645767B2 (en) 2010-06-23 2014-02-04 International Business Machines Corporation Scalable I/O adapter function level error detection, isolation, and reporting
US8650337B2 (en) 2010-06-23 2014-02-11 International Business Machines Corporation Runtime determination of translation formats for adapter functions
US8650335B2 (en) 2010-06-23 2014-02-11 International Business Machines Corporation Measurement facility for adapter functions
US8656228B2 (en) 2010-06-23 2014-02-18 International Business Machines Corporation Memory error isolation and recovery in a multiprocessor computer system
US8671287B2 (en) 2010-06-23 2014-03-11 International Business Machines Corporation Redundant power supply configuration for a data center
US8677180B2 (en) 2010-06-23 2014-03-18 International Business Machines Corporation Switch failover control in a multiprocessor computer system
US8683108B2 (en) 2010-06-23 2014-03-25 International Business Machines Corporation Connected input/output hub management
US8700959B2 (en) 2010-06-23 2014-04-15 International Business Machines Corporation Scalable I/O adapter function level error detection, isolation, and reporting
US8745292B2 (en) 2010-06-23 2014-06-03 International Business Machines Corporation System and method for routing I/O expansion requests and responses in a PCIE architecture
US9626298B2 (en) 2010-06-23 2017-04-18 International Business Machines Corporation Translation of input/output addresses to memory addresses
US8918573B2 (en) 2010-06-23 2014-12-23 International Business Machines Corporation Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment
US9134911B2 (en) 2010-06-23 2015-09-15 International Business Machines Corporation Store peripheral component interconnect (PCI) function controls instruction
US9195623B2 (en) 2010-06-23 2015-11-24 International Business Machines Corporation Multiple address spaces per adapter with address translation
US9201830B2 (en) 2010-06-23 2015-12-01 International Business Machines Corporation Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment
US9213661B2 (en) 2010-06-23 2015-12-15 International Business Machines Corporation Enable/disable adapters of a computing environment
US9298659B2 (en) 2010-06-23 2016-03-29 International Business Machines Corporation Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIE) environment
US9342352B2 (en) 2010-06-23 2016-05-17 International Business Machines Corporation Guest access to address spaces of adapter
US9383931B2 (en) 2010-06-23 2016-07-05 International Business Machines Corporation Controlling the selectively setting of operational parameters for an adapter
US8769180B2 (en) 2010-06-23 2014-07-01 International Business Machines Corporation Upbound input/output expansion request and response processing in a PCIe architecture
US10089129B2 (en) 2014-06-30 2018-10-02 International Business Machines Corporation Supporting flexible deployment and migration of virtual servers via unique function identifiers

Similar Documents

Publication Publication Date Title
EP0760135B1 (en) Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge
US4604683A (en) Communication controller using multiported random access memory
US6594713B1 (en) Hub interface unit and application unit interfaces for expanded direct memory access processor
EP1282862B1 (en) Distributed memory control and bandwidth optimization
US7127563B2 (en) Shared memory architecture
US20050025119A1 (en) Switching apparatus and method for providing shared I/O within a load-store fabric
KR101114011B1 (en) Virtual peripheral component interconnect multiple-function device
JP2571673B2 (en) Method and apparatus for providing a back-to-back data transfers in an information processing system having a multiplexed bus
US7716389B1 (en) Direct memory access controller with encryption and decryption for non-blocking high bandwidth I/O transactions
US20010042178A1 (en) Data path architecture and arbitration scheme for providing access to a shared system resource
US6393500B1 (en) Burst-configurable data bus
US5799207A (en) Non-blocking peripheral access architecture having a register configure to indicate a path selection for data transfer between a master, memory, and an I/O device
US6912610B2 (en) Hardware assisted firmware task scheduling and management
US20060004935A1 (en) Multi-protocol bridge
US9176913B2 (en) Coherence switch for I/O traffic
JP2625589B2 (en) Multi-processor system
KR100263277B1 (en) Architecture for an i/o processor that integrates a pci to pci bridge
US20090307469A1 (en) Register set used in multithreaded parallel processor architecture
JP4163440B2 (en) Method and apparatus for accessing the memory
US6823414B2 (en) Interrupt disabling apparatus, system, and method
US5913045A (en) Programmable PCI interrupt routing mechanism
US20050066333A1 (en) Method and apparatus for providing notification
US5588122A (en) Universal buffered interface for coupling multiple processors memory units, and I/O interfaces to a common high-speed interconnect
US20090031058A1 (en) Methods and Apparatuses for Flushing Write-Combined Data From A Buffer
CN1608255B (en) Communicating transaction types between agents in a computer system using packet headers including an extended type/extended length field

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MURRAY, JOSEPH;BISSESSUR, SAILESH;JHA, SHAILENDRA;AND OTHERS;REEL/FRAME:017352/0929;SIGNING DATES FROM 20051103 TO 20051208

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION