US20070070865A1 - Digital partial response asymmetry compensation - Google Patents

Digital partial response asymmetry compensation Download PDF

Info

Publication number
US20070070865A1
US20070070865A1 US10/558,059 US55805904A US2007070865A1 US 20070070865 A1 US20070070865 A1 US 20070070865A1 US 55805904 A US55805904 A US 55805904A US 2007070865 A1 US2007070865 A1 US 2007070865A1
Authority
US
United States
Prior art keywords
signal
pulse
digital
asymmetry
further including
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/558,059
Other versions
US9082455B2 (en
Inventor
Qilong Feng
Marten Kabutz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InterDigital CE Patent Holdings SAS
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to THOMSON LICENSING reassignment THOMSON LICENSING ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FENG, QILONG, KABUTZ, MARTEN
Publication of US20070070865A1 publication Critical patent/US20070070865A1/en
Application granted granted Critical
Publication of US9082455B2 publication Critical patent/US9082455B2/en
Assigned to INTERDIGITAL CE PATENT HOLDINGS reassignment INTERDIGITAL CE PATENT HOLDINGS ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: THOMSON LICENSING
Assigned to INTERDIGITAL CE PATENT HOLDINGS, SAS reassignment INTERDIGITAL CE PATENT HOLDINGS, SAS CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME FROM INTERDIGITAL CE PATENT HOLDINGS TO INTERDIGITAL CE PATENT HOLDINGS, SAS. PREVIOUSLY RECORDED AT REEL: 47332 FRAME: 511. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: THOMSON LICENSING
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • G11B20/10046Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G11B20/10212Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter compensation for data shift, e.g. pulse-crowding effects
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • G11B20/10305Improvement or modification of read or write signals signal quality assessment
    • G11B20/10324Improvement or modification of read or write signals signal quality assessment asymmetry of the recorded or reproduced waveform
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/12Formatting, e.g. arrangement of data block or words on the record carriers
    • G11B2020/1264Formatting, e.g. arrangement of data block or words on the record carriers wherein the formatting concerns a specific kind of data
    • G11B2020/1288Formatting by padding empty spaces with dummy data, e.g. writing zeroes or random data when de-icing optical discs
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00Record carriers by type
    • G11B2220/20Disc-shaped record carriers
    • G11B2220/25Disc-shaped record carriers characterised in that the disc is based on a specific recording technology
    • G11B2220/2537Optical discs
    • G11B2220/2541Blu-ray discs; Blue laser DVR discs
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B7/00Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B7/00Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
    • G11B7/24Record carriers characterised by shape, structure or physical properties, or by the selection of the material
    • G11B7/2407Tracks or pits; Shape, structure or physical properties thereof
    • G11B7/24073Tracks

Definitions

  • the present invention relates to a method for receiving and restoring data from an optical recording medium exhibiting strong asymmetry in the regenerated RF signal and an apparatus for reading from and/or writing to recording media using such method. More particularly it relates to a digital partial response asymmetry compensation (DPRAC).
  • DPRAC digital partial response asymmetry compensation
  • Optical recording media such as CD, DVD, or Blu-ray disc
  • CD, DVD, or Blu-ray disc are now widely used almost everywhere, not only in the industry, but also in our daily life. Due to the steadily increasing recording speeds as well as the steadily increasing demands and applications of such high speed and high density recorded optical recording media, the RF signal, which is scanned from the recording medium, becomes more and more deteriorated. Especially the inter-symbol interference (ISI) and the asymmetry of the RF signal are a challenge for signal processing. Therefore, the development of a system for reliable and fast data restoring from such an optical recording medium having a strong asymmetrical RF signal, has become very important. With conventional methods it is difficult to restore the data correctly and quickly.
  • ISI inter-symbol interference
  • an object of the present invention to provide a method and an apparatus which solves or greatly improve the above-mentioned problem, and which increase the system performance and improve the quality and validity of processed data obtained from an optical recording medium with a strongly asymmetric signal.
  • the invention is explained in the following with reference to optical recording media, the general idea can also be applied to magnetic media (type/disk) as well as to all fields based on digital baseband transmission and communication.
  • the above object is achieved by means of a method for digital partial response asymmetry compensation of an RF signal, the method comprising the steps of:
  • the asymmetry compensation improves only the asymmetrical RF signal without any additional phase shift and loss of signal quality for the xT pulse signal as well as the zero-crossing signal.
  • the RF signal without asymmetry is not influenced by the digital partial response asymmetry compensation.
  • FIG. 1 shows a block diagram of a data restoring system according to the invention
  • FIG. 2 shows a block diagram of an asymmetry detector
  • FIG. 3 schematically shows a device for xT pulse separation and upper and lower envelope measurement
  • FIG. 4 schematically shows a device for yT pulse separation and upper and lower envelope measurement
  • FIG. 5 shows a block diagram for upper and lower threshold determination
  • FIG. 6 shows a block diagram for asymmetry compensation
  • FIG. 7 shows T-clock resampled RF signals before and after the asymmetry compensation
  • FIG. 1 a block diagram of a data restoring system according to the invention comprising a digital partial response asymmetry compensation block is shown.
  • the data recorded on an optical recording medium 1 are scanned by an optical pickup unit 2 to obtain an analog data signal RFa.
  • This analog data signal RFa is then digitised by an analog-to-digital-converter (ADC) 3 to obtain a digital data signal RFd.
  • An AC-coupling block (ACC) 4 filters the DC-component in the digital data signal RFd to generate a DC-free digital data signal RF.
  • a sampling rate converter (SRC) 5 resamples the AC-coupled RF signal.
  • the sampling rate is determined by the T-clock, which is generated by a digital PLL block (DPLL) 6 .
  • DPLL digital PLL block
  • a digital partial response asymmetry compensation block (DPRAC) 7 monitors the asymmetry in the RF signal and dynamically compensates the asymmetrical parts in the RF signal.
  • the compensated RF signal is then equalized by an equalizer block (EQ) 8 and sliced by a slicer block (Slicer) 9 , respectively.
  • the sliced RF signal is transmitted to a Viterbi decoder (VD) 10 , which delivers at its output a decoded bit stream.
  • VD Viterbi decoder
  • the asymmetry strength ⁇ is detected by an asymmetry detection block (AD) 71 based on the envelopes of a short T pulse (xT pulse) and a long T pulse (yT pulse).
  • the upper and lower thresholds are then determined by a threshold determination block (TD) 72 based on the asymmetry strength factor ⁇ and the xT envelope.
  • TD threshold determination block
  • the result of this processing is a signal quality improvement in the asymmetrical parts of the input signal RF.
  • the digitised and AC-coupled RF signal is resampled to a T-clock based RF signal and is then equalized and sliced for the Viterbi decoder 10 .
  • DPRAC digital partial response asymmetry compensation block
  • the DPRAC comprises an asymmetry detector (AD) 71 , a threshold determination block (TD) 72 , and an asymmetry compensation block (AC) 73 .
  • the asymmetry detector 71 is shown in more detail in FIG. 2 .
  • the asymmetry detector 71 the upper and lower envelopes of an xT (short T) pulse as well as the upper and lower envelopes of a yT (long T) pulse are detected.
  • the detected xT short pulse upper and lower envelopes and the calculated asymmetry factor ⁇ are then output to the threshold determination block (TD) 72 .
  • the asymmetry detector 71 includes several components.
  • the T-clock based input signal RF is analysed by an xT (short) pulse separator 20 and a yT (long) pulse separator 21 , whereby the pulses having a pulse length equal to or smaller than xT or a pulse length equal to or greater than yT are separated from the RF signal stream, respectively, according to the zero-crossing information in the input signal RF.
  • the maximum value and the minimum value of each separated xT and yT pulse are detected by respective upper and lower envelope measurement blocks 22 , 23 , 24 , 25 .
  • All detected maximum values and minimum values are filtered by a low-pass filter (not shown) and constitute the xT upper and lower envelopes as well as yT upper and lower envelopes, respectively.
  • the calculation of the asymmetry factor ⁇ is based on these envelopes.
  • the absolute function means that the asymmetry factor ⁇ is the same for both positive and negative asymmetrical input signal RF. Basically the asymmetry factor ⁇ is smaller than 50 and is greater than or equals 0.
  • the design of the xT pulse separator 20 is illustrated in FIG. 3 .
  • the T-clock based input signal RF is first floated with an offset, which is output from an offset determination block.
  • the floated RF signal is then checked for a zero-crossing T-clock.
  • a 4 bit count-down counter counts the number of T-clocks from the last zero-crossing T-clock.
  • the current number in the counter is checked if it is the same as xT or smaller than xT. If the last pulse satisfies this condition, its maximum value (for the positive pulse) or minimum value (for the negative pulse) are used for the calculation of the xT envelope.
  • the zero-crossing information is obtained from the sign changing of the RF signal.
  • the pulse polarity is determined from the sign of the RF signal at the zero-crossing T-clock.
  • the x value is automatically generated by a 12 bit counter from 6 to 3 in an automatic mode, or it is set to any value by a microprocessor in a manual mode.
  • the automatic mode is designed for automatically searching for the correct zero-crossing position. This is achieved by means of searching for the offset value for floating the input signal RF with consideration of the increasing asymmetry factor ⁇ from a 6T-pulse to a 3T-pulse.
  • the offset determination block is designed for searching the position in which the xT pulse distributes similarly on both sides of the floated reference level.
  • this offset determination block the number of pulses is counted with their polarity and the output of the offset value is proportional to the deviation of the number of the positive and negative pulses. In this way the described method correctly separates the xT pulse from the input signal RF.
  • the yT pulse separator 21 works in the same way as the xT pulse separator 20 .
  • the specific design is illustrated in FIG. 4 .
  • the offset determination block is designed only for the fine adjustment for the yT long pulse. This is the reason why the y value is only needed to be set by the microprocessor.
  • the remaining parts of the yT separator 21 work according to the same principle as the xT pulse separator 20 .
  • FIG. 3 further shows the specific design of the xT upper and lower envelope measurement.
  • the floated T-clock based RF signal is compared with temporal maximum and minimum values and saved in temporal maximum and minimum registers for every T-clock from the last zero-crossing T-clock to the next zero-crossing T-clock.
  • the temporal maximum or minimum value is selected and integrated to a average maximum or minimum value according to the pulse polarity and both temporal maximum and minimum registers are reset to zero.
  • the upper envelope and the lower envelope can also be obtained with a compensation of the floating factor.
  • the working principle is the same for the yT upper and lower envelope measurement, which is further described in FIG. 4 .
  • the threshold determination block 72 is explained in more detail in FIG. 5 .
  • the upper and lower thresholds determined in this sub-block are used as reference levels for the asymmetry compensation in the asymmetry compensation block 73 .
  • the input asymmetry is compensated with an offset.
  • the compensated asymmetry factor ⁇ is used for compensation of the upper and lower thresholds, which are based on the xT upper and lower envelopes.
  • the offset is obtained from a microprocessor and used for controlling the strength of asymmetry compensation by changing the distance between the upper threshold and the lower threshold.
  • the compensated upper and lower thresholds are output to the asymmetry compensation block 73 for reducing the RF asymmetry.
  • the working principle of the asymmetry compensator 73 is shown in FIG. 6 .
  • the T-clock based RF signal is clipped if it is outside of the upper and lower thresholds. However, the RF signal remains unaltered if it is in between the upper and lower thresholds. In this way the partial response asymmetry compensation is realized.
  • the clipped RF signal is then averaged with the unclipped RF signal with a weighting factor 3 .
  • the averaged RF signal is then output as the compensated RF signal to the equalizer block 8 .
  • the 3T-clock delay is applied for synchronizing the input signal RF and the upper and lower thresholds for the xT pulses obtained from the threshold detector 72 , which are mostly the 3T pulses. Using this delay every xT is clipped by those upper and lower thresholds, which are generated with the contribution of its maximum or minimum value.
  • FIG. 7 shows the result of T-clock resampled RF signals before and after the asymmetry compensation. Obviously, the asymmetry in the asymmetrical input RF pattern in FIG. 7 is reduced from about 15% to less than 3%.
  • the equalizer 8 or other conventional methods the RF signal processed by the DPRAC is much easier to recover and the bit error rate (BER) is greatly improved.
  • the solution according to the invention has a plurality of advantages.
  • the asymmetry compensation is achieved in a simple and direct way, the performance of subsequent blocks (equalizer, slicer, Viterbi decoder, etc.) is hardly affected by inserting the asymmetry compensation block. This means that the parameters of these blocks are still optimised.
  • the asymmetrical RF signal is compensated by processing only the asymmetrical parts in the RF signal in order to reduce the asymmetry. The remaining RF signal is, therefore, not influenced by this compensation.
  • the extent of the asymmetry compensation is adaptable to the extent of signal asymmetry through the asymmetry measurement.
  • the method can be applied to any RF signal from perfect RF signal (asymmetry is zero) to a worst case RF signal (asymmetry is close to 50%).
  • the inserted asymmetry compensation block causes only a 3T clock delay for clipping synchronization for the 3T clock pulse.
  • the measurement of the asymmetry factor ⁇ is a standard asymmetry measurement.
  • the measurement result can be further used by the microprocessor as an indication of the disk quality. It can also be delivered to the subsequent blocks for optimising these blocks (e.g. equalizer, Viterbi decoder, etc.).
  • the yT upper and lower envelopes can further be used for the analog automatic gain control as well as also for the realization of the digital automatic gain control. In this way an RF signal exhibiting strong amplitude changes (e.g. from a heavy scratched disk) can be improved using this prompt gain control.

Abstract

The present invention relates to a method for receiving and restoring data from an optical recording medium exhibiting strong asymmetry in the regenerated RF signal. According to the invention a method for digital partial response asymmetry compensation of a digital RF signal comprises the steps of: —detecting the asymmetry β of the digital RF signal through the measurement of the envelopes of a short T pulse (xT pluse) and a long T pulse (yT pulse), T being the bit clock of the recovered bit stream, —determining upper and lower thresholds through the evaluation of the XT upper and lower envelopes and the asymmetry factor β, and—selecting and compensating only the asymmetric parts of the digital RF signal.

Description

  • The present invention relates to a method for receiving and restoring data from an optical recording medium exhibiting strong asymmetry in the regenerated RF signal and an apparatus for reading from and/or writing to recording media using such method. More particularly it relates to a digital partial response asymmetry compensation (DPRAC).
  • Optical recording media such as CD, DVD, or Blu-ray disc, are now widely used almost everywhere, not only in the industry, but also in our daily life. Due to the steadily increasing recording speeds as well as the steadily increasing demands and applications of such high speed and high density recorded optical recording media, the RF signal, which is scanned from the recording medium, becomes more and more deteriorated. Especially the inter-symbol interference (ISI) and the asymmetry of the RF signal are a challenge for signal processing. Therefore, the development of a system for reliable and fast data restoring from such an optical recording medium having a strong asymmetrical RF signal, has become very important. With conventional methods it is difficult to restore the data correctly and quickly.
  • It is, therefore, an object of the present invention to provide a method and an apparatus which solves or greatly improve the above-mentioned problem, and which increase the system performance and improve the quality and validity of processed data obtained from an optical recording medium with a strongly asymmetric signal. Though the invention is explained in the following with reference to optical recording media, the general idea can also be applied to magnetic media (type/disk) as well as to all fields based on digital baseband transmission and communication.
  • According to the invention, the above object is achieved by means of a method for digital partial response asymmetry compensation of an RF signal, the method comprising the steps of:
      • detecting the asymmetry β of the RF signal through the measurement of the envelopes of a short T pulse (xT pulse) and a long T pulse (yT pulse), T being the bit clock of the recovered bit stream,
      • determining upper and lower thresholds through the evaluation of the xT upper and lower envelopes and the asymmetry factor β, and
      • selecting and compensating only the asymmetric parts of the input signal RF.
  • Using this method the asymmetry and the inter-symbol interference in the RF signal are greatly improved, and the quality and validity of the corresponding restored data are increased. Because of the partial response, the asymmetry compensation improves only the asymmetrical RF signal without any additional phase shift and loss of signal quality for the xT pulse signal as well as the zero-crossing signal. The RF signal without asymmetry is not influenced by the digital partial response asymmetry compensation.
  • For a better understanding of the invention, exemplary embodiments are specified in the following description of advantageous embodiments with reference to the figures. It is understood that the invention is not limited to these exemplary embodiments and that specified features can also expediently be combined and/or modified without departing from the scope of the present invention. In the figures:
  • FIG. 1 shows a block diagram of a data restoring system according to the invention,
  • FIG. 2 shows a block diagram of an asymmetry detector,
  • FIG. 3 schematically shows a device for xT pulse separation and upper and lower envelope measurement,
  • FIG. 4 schematically shows a device for yT pulse separation and upper and lower envelope measurement,
  • FIG. 5 shows a block diagram for upper and lower threshold determination,
  • FIG. 6 shows a block diagram for asymmetry compensation, and
  • FIG. 7 shows T-clock resampled RF signals before and after the asymmetry compensation,
  • In FIG. 1 a block diagram of a data restoring system according to the invention comprising a digital partial response asymmetry compensation block is shown. The data recorded on an optical recording medium 1 are scanned by an optical pickup unit 2 to obtain an analog data signal RFa. This analog data signal RFa is then digitised by an analog-to-digital-converter (ADC) 3 to obtain a digital data signal RFd. An AC-coupling block (ACC) 4 filters the DC-component in the digital data signal RFd to generate a DC-free digital data signal RF. A sampling rate converter (SRC) 5 resamples the AC-coupled RF signal. The sampling rate is determined by the T-clock, which is generated by a digital PLL block (DPLL) 6. A digital partial response asymmetry compensation block (DPRAC) 7 monitors the asymmetry in the RF signal and dynamically compensates the asymmetrical parts in the RF signal. The compensated RF signal is then equalized by an equalizer block (EQ) 8 and sliced by a slicer block (Slicer) 9, respectively. The sliced RF signal is transmitted to a Viterbi decoder (VD) 10, which delivers at its output a decoded bit stream.
  • In the DPRAC block 7 the asymmetry strength β is detected by an asymmetry detection block (AD) 71 based on the envelopes of a short T pulse (xT pulse) and a long T pulse (yT pulse). The upper and lower thresholds are then determined by a threshold determination block (TD) 72 based on the asymmetry strength factor β and the xT envelope. Those parts of the input signal RF, which are within the determined upper and lower thresholds, remain unchanged. However, those parts of the input signal RF, which are outside the determined upper and lower thresholds, are asymmetry compensated by an asymmetry compensation block (AC) 73. The result of this processing is a signal quality improvement in the asymmetrical parts of the input signal RF.
  • According to conventional methods the digitised and AC-coupled RF signal is resampled to a T-clock based RF signal and is then equalized and sliced for the Viterbi decoder 10. For a strong asymmetrical RF signal it is difficult to compensate the asymmetry only with this conventional method. By inserting the digital partial response asymmetry compensation block (DPRAC) 7 between the sampling rate converter 5 and the equalizer 8, the asymmetrical RF signal is dynamically improved for further data processing.
  • As shown in FIG. 1, the DPRAC comprises an asymmetry detector (AD) 71, a threshold determination block (TD) 72, and an asymmetry compensation block (AC) 73. The asymmetry detector 71 is shown in more detail in FIG. 2. In the asymmetry detector 71 the upper and lower envelopes of an xT (short T) pulse as well as the upper and lower envelopes of a yT (long T) pulse are detected. Based on this envelope detection the asymmetry factor β of the T-clock based RF signal is calculated according to the formula:
    β=[(I HylT +I LyT)−(I HxT +I LxT)]/[2×(I HyT −I LyT)]
  • The detected xT short pulse upper and lower envelopes and the calculated asymmetry factor β are then output to the threshold determination block (TD) 72.
  • The asymmetry detector 71 includes several components. The T-clock based input signal RF is analysed by an xT (short) pulse separator 20 and a yT (long) pulse separator 21, whereby the pulses having a pulse length equal to or smaller than xT or a pulse length equal to or greater than yT are separated from the RF signal stream, respectively, according to the zero-crossing information in the input signal RF. The maximum value and the minimum value of each separated xT and yT pulse are detected by respective upper and lower envelope measurement blocks 22, 23, 24, 25. All detected maximum values and minimum values are filtered by a low-pass filter (not shown) and constitute the xT upper and lower envelopes as well as yT upper and lower envelopes, respectively. The calculation of the asymmetry factor β is based on these envelopes. Considering the difficulty of a hardware implementation of a division, a LUT look-up table (LUT) 26 is introduced for implementing the determination of the asymmetry factor β according to
    β=50×abs(a)/b
    where a is the distance between the middle values of the short pulse xT and the long pulse yT and equals
    a=[(I HylT +I LyT)−(I HxT +I LxT),
    and b is the peak-to-peak value of the long pulse yT and equals
    b=I hylT −I LYT.
  • Here the absolute function means that the asymmetry factor β is the same for both positive and negative asymmetrical input signal RF. Basically the asymmetry factor β is smaller than 50 and is greater than or equals 0.
  • The design of the xT pulse separator 20 is illustrated in FIG. 3. The T-clock based input signal RF is first floated with an offset, which is output from an offset determination block. The floated RF signal is then checked for a zero-crossing T-clock. At the same time a 4 bit count-down counter counts the number of T-clocks from the last zero-crossing T-clock. When the T-clock in which the floated RF signal crosses zero is reached, the current number in the counter is checked if it is the same as xT or smaller than xT. If the last pulse satisfies this condition, its maximum value (for the positive pulse) or minimum value (for the negative pulse) are used for the calculation of the xT envelope. Otherwise it is neglected and does not distribute to the calculation of the xT envelope. The zero-crossing information is obtained from the sign changing of the RF signal. The pulse polarity is determined from the sign of the RF signal at the zero-crossing T-clock. The x value is automatically generated by a 12 bit counter from 6 to 3 in an automatic mode, or it is set to any value by a microprocessor in a manual mode. The automatic mode is designed for automatically searching for the correct zero-crossing position. This is achieved by means of searching for the offset value for floating the input signal RF with consideration of the increasing asymmetry factor β from a 6T-pulse to a 3T-pulse. The offset determination block is designed for searching the position in which the xT pulse distributes similarly on both sides of the floated reference level. In this offset determination block the number of pulses is counted with their polarity and the output of the offset value is proportional to the deviation of the number of the positive and negative pulses. In this way the described method correctly separates the xT pulse from the input signal RF.
  • The yT pulse separator 21 works in the same way as the xT pulse separator 20. The specific design is illustrated in FIG. 4. Usually the zero-crossing position of the yT pulse is practically the same as in the AC-coupled RF signal. Here the offset determination block is designed only for the fine adjustment for the yT long pulse. This is the reason why the y value is only needed to be set by the microprocessor. The remaining parts of the yT separator 21 work according to the same principle as the xT pulse separator 20.
  • FIG. 3 further shows the specific design of the xT upper and lower envelope measurement. The floated T-clock based RF signal is compared with temporal maximum and minimum values and saved in temporal maximum and minimum registers for every T-clock from the last zero-crossing T-clock to the next zero-crossing T-clock. For every zero-crossing T-clock the temporal maximum or minimum value is selected and integrated to a average maximum or minimum value according to the pulse polarity and both temporal maximum and minimum registers are reset to zero. The upper envelope and the lower envelope can also be obtained with a compensation of the floating factor. The working principle is the same for the yT upper and lower envelope measurement, which is further described in FIG. 4.
  • The threshold determination block 72 is explained in more detail in FIG. 5. The upper and lower thresholds determined in this sub-block are used as reference levels for the asymmetry compensation in the asymmetry compensation block 73. The input asymmetry is compensated with an offset. The compensated asymmetry factor β is used for compensation of the upper and lower thresholds, which are based on the xT upper and lower envelopes. The offset is obtained from a microprocessor and used for controlling the strength of asymmetry compensation by changing the distance between the upper threshold and the lower threshold. The compensated upper and lower thresholds are output to the asymmetry compensation block 73 for reducing the RF asymmetry.
  • The working principle of the asymmetry compensator 73 is shown in FIG. 6. The T-clock based RF signal is clipped if it is outside of the upper and lower thresholds. However, the RF signal remains unaltered if it is in between the upper and lower thresholds. In this way the partial response asymmetry compensation is realized. The clipped RF signal is then averaged with the unclipped RF signal with a weighting factor 3. The averaged RF signal is then output as the compensated RF signal to the equalizer block 8. Basically the optical pickup unit 2 loses about −6 dB gain from a frequency of yT (e.g. y=11) to a frequency of xT (e.g. x=3) according to the optical frequency response of the optical pickup unit 2. Therefore, in the asymmetry compensation a weight factor 3 is employed. The 3T-clock delay is applied for synchronizing the input signal RF and the upper and lower thresholds for the xT pulses obtained from the threshold detector 72, which are mostly the 3T pulses. Using this delay every xT is clipped by those upper and lower thresholds, which are generated with the contribution of its maximum or minimum value.
  • FIG. 7 shows the result of T-clock resampled RF signals before and after the asymmetry compensation. Obviously, the asymmetry in the asymmetrical input RF pattern in FIG. 7 is reduced from about 15% to less than 3%. By means of the equalizer 8 or other conventional methods, the RF signal processed by the DPRAC is much easier to recover and the bit error rate (BER) is greatly improved.
  • The solution according to the invention has a plurality of advantages. The asymmetry compensation is achieved in a simple and direct way, the performance of subsequent blocks (equalizer, slicer, Viterbi decoder, etc.) is hardly affected by inserting the asymmetry compensation block. This means that the parameters of these blocks are still optimised. The asymmetrical RF signal is compensated by processing only the asymmetrical parts in the RF signal in order to reduce the asymmetry. The remaining RF signal is, therefore, not influenced by this compensation.
  • The extent of the asymmetry compensation is adaptable to the extent of signal asymmetry through the asymmetry measurement. By means of this adaptive function, the method can be applied to any RF signal from perfect RF signal (asymmetry is zero) to a worst case RF signal (asymmetry is close to 50%).
  • There is no additional phase shift and loss of important information within or close to the upper and lower envelopes of the xT pulse, which refers mainly to the zero-crossing points.
  • The inserted asymmetry compensation block causes only a 3T clock delay for clipping synchronization for the 3T clock pulse.
  • The measurement of the asymmetry factor β is a standard asymmetry measurement. The measurement result can be further used by the microprocessor as an indication of the disk quality. It can also be delivered to the subsequent blocks for optimising these blocks (e.g. equalizer, Viterbi decoder, etc.).
  • The yT upper and lower envelopes can further be used for the analog automatic gain control as well as also for the realization of the digital automatic gain control. In this way an RF signal exhibiting strong amplitude changes (e.g. from a heavy scratched disk) can be improved using this prompt gain control.

Claims (10)

1. Method for digital partial response asymmetry compensation of a digital RF signal, the method including the steps of:
detecting the asymmetry β of the digital RF signal through the measurement of the envelopes of a short T pulse (xT pulse) and a long T pulse (yT pulse), T being the bit clock of the recovered bit stream,
determining upper and lower thresholds through the evaluation of the xT upper and lower envelopes and the asymmetry factor β, and
selecting and compensating only the asymmetric parts of the digital RF signal.
2. Method according to claim 1, further including the step of filtering a DC-component in the digital RF signal to generate a DC-free digital RF signal.
3. Method according to claim 1, further including the step of analysing the digital RF signal by an xT pulse separator and a yT pulse separator, whereby pulses having a pulse length equal to or smaller than xT or a pulse length equal to or greater than yT are separated from the digital RF signal, respectively, according to a zero-crossing information in the digital RF signal.
4. Method according to claim 3, further including the step of floating the digital RF signal with an offset.
5. Method according to claim 1, whereby the measurement of the envelopes of a short T pulse (xT pulse) and a long T pulse (yT pulse) includes:
detecting the maximum value and the minimum value of each separated xT and yT pulse, and
filtering all detected maximum values and minimum values by a low-pass filter.
6. Method according to one of claims 1, further including the step of providing a look-up table for implementing the determination of the asymmetry factor β.
7. Method according to claim 1, further including the step of using the detected asymmetry β as an indication of the quality of a recording medium from which the digital RF signal is obtained.
8. Method according to claim 1, further including the step of using the detected asymmetry β for optimising subsequent processing blocks.
9. Method according to one of claims 1, further including the step of using the measured yT upper and lower envelopes for an analog automatic gain control and/or a digital automatic gain control.
10. Apparatus for reading from and/or writing to recording media, wherein it performs a method according to claim 1 for compensating asymmetry in a digital RF signal.
US10/558,059 2003-05-27 2004-05-15 Digital partial response asymmetry compensation Active 2029-05-24 US9082455B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP03011891.3 2003-05-27
EP03011891 2003-05-27
EP03011891 2003-05-27
PCT/EP2004/005245 WO2004107325A2 (en) 2003-05-27 2004-05-15 Rf signal digital partial response asymmetry compensation

Publications (2)

Publication Number Publication Date
US20070070865A1 true US20070070865A1 (en) 2007-03-29
US9082455B2 US9082455B2 (en) 2015-07-14

Family

ID=33483890

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/558,059 Active 2029-05-24 US9082455B2 (en) 2003-05-27 2004-05-15 Digital partial response asymmetry compensation

Country Status (7)

Country Link
US (1) US9082455B2 (en)
EP (1) EP1629483B1 (en)
JP (1) JP2007505438A (en)
KR (1) KR101044767B1 (en)
CN (1) CN100456379C (en)
DE (1) DE602004002406T2 (en)
WO (1) WO2004107325A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2917179B1 (en) * 2007-06-08 2010-05-14 Thales Sa METHOD AND DEVICE FOR DETERMINING THE INCREASE ANGLE IN A RADIONAVIGATION SYSTEM
US11018656B1 (en) * 2019-11-21 2021-05-25 Credo Technology Group Limited Multi-function level finder for serdes

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450389A (en) * 1992-06-03 1995-09-12 Pioneer Electronic Corporation Digital signal reproducing apparatus for reducing the adverse influence of asymmetry
US5835510A (en) * 1995-06-15 1998-11-10 Pioneer Electronic Corporation High-speed viterbi decoder
US20010006500A1 (en) * 1999-12-28 2001-07-05 Matsushita Electric Industrial Co., Ltd. Asymmetry detection apparatus, jitter detection apparatus, and recording/reproduction apparatus
US20010016002A1 (en) * 2000-01-10 2001-08-23 Shim Jae-Seong Data reproducing apparatus and method for improving detection performance by adjusting decision levels used in data detector
US6483793B1 (en) * 1998-07-16 2002-11-19 Samsung Electronics Co., Ltd. Restoration of data and asymmetry compensation in an optical disk reproducing system
US6557126B1 (en) * 2000-01-31 2003-04-29 Oak Technology, Inc. Method and apparatus for calibrating write power
US6665250B1 (en) * 1999-10-29 2003-12-16 Matsushita Electric Industrial Co., Ltd. Optical disc playback and playback method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1356242A1 (en) 1986-05-08 1987-11-30 Предприятие П/Я М-5308 Device for checking voice-frequency communication channel
JP3849227B2 (en) * 1997-05-21 2006-11-22 ソニー株式会社 Information reproducing apparatus and reproducing method
KR100263903B1 (en) 1997-11-10 2000-10-02 윤종용 Asymmetry correction apparatus and method for optical disk reproducing system
JP2000013748A (en) * 1998-06-22 2000-01-14 Sharp Corp Magnetic recording and reproducing device
JP3428499B2 (en) * 1999-06-01 2003-07-22 日本ビクター株式会社 Digital signal reproduction device
JP3956570B2 (en) 2000-03-06 2007-08-08 日本ビクター株式会社 Information reproducing apparatus and reproducing method
KR100755833B1 (en) * 2001-01-06 2007-09-07 엘지전자 주식회사 Equalizing method and apparatus of optical record/player
JP3750555B2 (en) 2001-04-17 2006-03-01 ソニー株式会社 Asymmetry correction circuit and information reproducing apparatus using the same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450389A (en) * 1992-06-03 1995-09-12 Pioneer Electronic Corporation Digital signal reproducing apparatus for reducing the adverse influence of asymmetry
US5835510A (en) * 1995-06-15 1998-11-10 Pioneer Electronic Corporation High-speed viterbi decoder
US6483793B1 (en) * 1998-07-16 2002-11-19 Samsung Electronics Co., Ltd. Restoration of data and asymmetry compensation in an optical disk reproducing system
US6665250B1 (en) * 1999-10-29 2003-12-16 Matsushita Electric Industrial Co., Ltd. Optical disc playback and playback method
US20010006500A1 (en) * 1999-12-28 2001-07-05 Matsushita Electric Industrial Co., Ltd. Asymmetry detection apparatus, jitter detection apparatus, and recording/reproduction apparatus
US20010016002A1 (en) * 2000-01-10 2001-08-23 Shim Jae-Seong Data reproducing apparatus and method for improving detection performance by adjusting decision levels used in data detector
US6557126B1 (en) * 2000-01-31 2003-04-29 Oak Technology, Inc. Method and apparatus for calibrating write power

Also Published As

Publication number Publication date
CN100456379C (en) 2009-01-28
KR20060015620A (en) 2006-02-17
KR101044767B1 (en) 2011-06-29
WO2004107325A2 (en) 2004-12-09
US9082455B2 (en) 2015-07-14
EP1629483B1 (en) 2006-09-13
JP2007505438A (en) 2007-03-08
EP1629483A2 (en) 2006-03-01
WO2004107325A3 (en) 2005-02-10
CN1795504A (en) 2006-06-28
DE602004002406T2 (en) 2007-03-08
DE602004002406D1 (en) 2006-10-26

Similar Documents

Publication Publication Date Title
JP3486145B2 (en) Digital recording data playback device
US5585975A (en) Equalization for sample value estimation and sequence detection in a sampled amplitude read channel
EP2114011B1 (en) Cycle slip detection for timing recovery
US6977970B2 (en) Data reproducing apparatus and method for improving detection performance by adjusting decision levels used in data detector
US20070201585A1 (en) Adaptive Viterbi Detector
EP1017053B1 (en) Data reproduction apparatus for optical disc system
EP0751521A2 (en) Data reproduction method and apparatus
US7321531B2 (en) Apparatus for reproducing data from optical storage medium using multiple detector
EP1178483A2 (en) Information reproducing apparatus and phase lock control apparatus
KR19990039109A (en) Data Restoration Apparatus and Method in Optical Disc Playback System
US20020130798A1 (en) Digital signal reproducing apparatus
US9082455B2 (en) Digital partial response asymmetry compensation
US6853509B2 (en) Acquisition signal error estimator
US6654413B2 (en) Phase synchronization method for extended partial response, and phase synchronization circuit and read channel circuit using this method
JPH08315518A (en) Signal processor for digital signal
US8004443B2 (en) Information readout apparatus and information reproducing method
US7243297B2 (en) Method for bit recovery in an asymmetric data channel
TWI391918B (en) Device and method of data recovery
JPH11203795A (en) Decoding device for optical disk
KR100545804B1 (en) Wobble signal detection apparatus and method in wobble phase locked loop
US8441910B1 (en) System and method of adjusting gain and offset loops in data storage system
US20090310716A1 (en) Channel bit detection system
EP1486974A1 (en) Recovery of RLL encoded bit stream from an asymmetric data channel
KR100708069B1 (en) Method and apparatus of improving data detection performance by compensating asymmetry
JP2003317403A (en) Data reproduction system and method

Legal Events

Date Code Title Description
AS Assignment

Owner name: THOMSON LICENSING, FRANCE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FENG, QILONG;KABUTZ, MARTEN;REEL/FRAME:017973/0849

Effective date: 20051019

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: INTERDIGITAL CE PATENT HOLDINGS, FRANCE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THOMSON LICENSING;REEL/FRAME:047332/0511

Effective date: 20180730

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8