US20070069282A1 - Semiconductor device having gate insulating layers with differing thicknesses - Google Patents

Semiconductor device having gate insulating layers with differing thicknesses Download PDF

Info

Publication number
US20070069282A1
US20070069282A1 US11/559,758 US55975806A US2007069282A1 US 20070069282 A1 US20070069282 A1 US 20070069282A1 US 55975806 A US55975806 A US 55975806A US 2007069282 A1 US2007069282 A1 US 2007069282A1
Authority
US
United States
Prior art keywords
gate
gate pattern
layer
insulation layer
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/559,758
Inventor
Hyung Kwon
Soon-Moon Jung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US11/559,758 priority Critical patent/US20070069282A1/en
Publication of US20070069282A1 publication Critical patent/US20070069282A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/981Utilizing varying dielectric thickness

Definitions

  • the present invention relates to semiconductor devices, and more particularly, to semiconductor devices having multiple gate insulating layers and methods of fabricating the same.
  • Such multi-function devices may have transistors that have different performance objectives that may be achieved through different physical characteristics of the transistors of the devices.
  • Triple gate oxide techniques may be used to improve characteristics of semiconductor devices in a chip that includes high-performance transistors with thin gate oxide layers, low power devices with thicker gate oxide layers, and high voltage input/output ports.
  • Forming more than two oxide layers having differing thicknesses conventionally utilizes a method where oxide layers are partially removed before forming other oxide layers. Then, additional oxide layers are deposited on the gate predetermined region from which the oxide layers have been partially removed. Photolithography can be used to remove oxide layers. However, this may result in reduced transistor performance and increased leakage current.
  • FIG. 1 to FIG. 3 are cross-sectional views of such a conventional method of fabricating triple gate oxide layers.
  • Region A illustrates a part of the semiconductor substrate including high-performance transistors
  • region B illustrates a part of the substrate including low power transistors
  • region C illustrates a part of the substrate including input/output devices.
  • a plurality of active regions are defined by forming an isolation layer 12 on a semiconductor substrate 10 .
  • active regions of region A are defined as a first active region 20
  • active regions of region B are defined as a second active region 22
  • active regions of region C are defined as a third active region 24 .
  • a first oxide layer 14 is formed on the semiconductor substrate that includes the isolation layer 12 .
  • a photoresist layer is formed on the entire semiconductor substrate 10 including the first oxide layer 14 .
  • the photoresist layer is patterned to form a photoresist pattern 16 exposing the first active region 20 .
  • Nitrogen ions are then implanted into the semiconductor substrate 10 to form an oxidation barrier layer 18 , using the photoresist pattern 16 as an ion implantation mask.
  • the photoresist pattern 16 is removed.
  • the first oxide layer 14 is also removed from the first active region 20 and the second active region 22 .
  • a second oxide layer is formed on the entire semiconductor substrate 10 .
  • a first gate oxide layer 32 and a second gate oxide layer 30 are respectively formed on the first active region 20 and the second active region 22 .
  • the oxidation barrier layer 18 suppresses oxidation of the first active region 20 .
  • the thickness of the first gate oxide layer 32 is thinner than that of the second gate oxide layer 30 .
  • the thickness of the second gate oxide layer 30 is the same as that of the second oxide layer formed on the semiconductor substrate.
  • a third gate oxide layer 14 A is formed on the third active region 24 , and is composed of a combination of the first oxide layer and the second oxide layer.
  • a thinner oxide layer may be formed by implanting nitrogen in active regions.
  • a semiconductor device including gate oxide layers of different thicknesses may be formed.
  • implanting nitrogen ions into the substrate may cause crystalline damage.
  • transistor leakage current may be increased.
  • leakage current may be increased at PMOS transistor junctions positioned on an edge of the active regions.
  • Embodiments of the present invention provide semiconductor devices and methods of fabricating semiconductor devices that include a first gate pattern on a first active area of a semiconductor substrate.
  • the first gate pattern has a top width that is substantially the same as or less than a bottom width of the first gate pattern.
  • a second gate pattern is provided on a second active area of the semiconductor substrate.
  • the second gate pattern has a top width that is wider than a bottom width of the second gate pattern.
  • a third gate pattern is provided on a third active area of the semiconductor substrate.
  • the third gate pattern has a top width that is wider than a bottom width of the third gate pattern.
  • a first gate insulating layer may also be disposed between the first gate pattern and the first active area and have a first thickness.
  • a second gate insulating layer may be disposed between the second gate pattern and the second active area and have a second thickness that is greater than the first thickness of the first gate insulating layer.
  • a third gate insulating layer may be disposed between the third gate pattern and the third active area and have a third thickness that is greater than the second thickness of the second gate insulating layer.
  • respective silicide layers are provided on the first gate pattern, the second gate pattern and the third gate pattern.
  • Impurity diffusion regions may also be provided in respective ones of the first, second and third active regions adjacent sides of the first, second and third gate patterns.
  • the second and third gate patterns include a conductive adhesion layer having a substantially “U” shaped cross section and a metal layer in a gap region of the conductive adhesion layer.
  • fabrication of a semiconductor device includes forming a first gate pattern on a first gate insulation layer formed on a first active region of a semiconductor substrate.
  • a mask insulation layer is formed on the semiconductor substrate that includes the first gate pattern.
  • First and second gate openings respectively exposing second and third active regions of the semiconductor substrate are formed by patterning the mask insulation layer.
  • Second and third gate insulation layers are respectively formed on second and third active regions exposed in the first and second gate openings.
  • Second and third gate patterns are formed in the first and second gate openings respectively and the mask insulation layer is removed.
  • a top width of the first and second gate openings is wider than a bottom width of the first and second gate openings.
  • forming second and third gate insulation layers includes forming a first insulation layer on the semiconductor substrate in the first and second gate openings, exposing the second active region in the first gate opening by removing the first insulation layer in the first gate opening and forming a second insulation layer on the semiconductor substrate including on the second active region exposed by the first gate opening to provide the second gate insulation layer.
  • Forming a second insulation layer on the semiconductor substrate may also include forming a second insulation layer on the semiconductor substrate including on the first insulation layer in the second gate opening so as to provide a third gate insulation layer comprising the first insulation layer and the second insulation layer in the second gate opening.
  • the mask insulation layer is conformally formed, and forming the first and second gate openings includes forming a photoresist layer on the mask insulation layer, removing an upper portion of the photoresist layer to expose the mask insulation layer on first gate pattern, patterning the photoresist layer to expose a portion of the mask insulation layer corresponding to the first and second gate openings, and etching the mask insulation layer using the photoresist layer as an etching mask.
  • forming the second and third gate patterns includes forming a conductive adhesion layer on the semiconductor substrate including on the second and third gate insulation layers in the first and second gate openings, forming a metal layer on the conductive adhesion layer, and planarizing the metal layer and the conductive adhesion layer to form the second and third gate patterns in the first and second gate openings.
  • FIG. 1 - FIG. 3 are cross-sectional views illustrating conventional methods of fabricating triple gate insulating layers.
  • FIG. 4 is a cross-sectional view of a semiconductor device according to embodiments of the present invention.
  • FIG. 5 - FIG. 14 are cross-sectional views illustrating the fabrication of semiconductor devices according to embodiments of the present invention.
  • FIG. 15 - FIG. 16 are cross-sectional views illustrating the fabrication of semiconductor devices according to further embodiments of the present invention.
  • first and second may be used herein to describe various regions, layers, and/or sections, these regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one region, layer, or section from another region, layer, or section. Thus, a first region, layer, or section discussed below could be termed a second region, layer, or section, and similarly, a second without departing from the teachings of the present invention.
  • FIG. 4 is a cross-sectional view of semiconductor devices according to certain embodiments of the present invention.
  • an isolation layer 52 is provided on the semiconductor substrate 50 to define a plurality of active regions.
  • the active regions include a first active region 54 , a second active region 56 , and a third active region 58 .
  • a first gate pattern 62 A is provided on the first active region 54
  • a second gate pattern 80 is provided on the second active region 56
  • a third gate pattern 82 is provided on the third active region 58 .
  • Each gate pattern crosses over its corresponding active region and partially overlaps a corresponding field insulation layer adjacent to the active regions.
  • a first gate insulation layer 60 A is provided between the first gate pattern 62 A and the first active region 54 .
  • a second gate insulation layer 78 is provided between the second gate pattern 80 and the second active region 56 .
  • a third gate insulation layer 72 A is provided between the third gate pattern 82 and the third active region 58 .
  • the first, second and third gate insulation layers 60 A, 78 , and 72 A may differ in thickness. High-performance transistors may be formed on regions with thin gate oxide layers. Low power transistors may be formed on regions with thicker gate insulation layers. Transistors with high voltage inputs/outputs may have even thicker gate insulation layers.
  • high performance transistors, low power transistors, and transistors with high voltage inputs/outputs may be formed on the first, second and third active regions 54 , 56 , and 58 , respectively.
  • the first gate insulation layer 60 A is formed to a relatively thin thickness.
  • the thickness of the second gate insulation layer 78 is thicker than that of the first gate insulation layer 60 A, and the thickness of the third gate insulation layer 72 A may be thicker than that of the second gate insulation layer 78 .
  • the second and third gate patterns 80 and 82 each have top widths that are wider than their respective bottom widths. Therefore, if a silicide layer 92 is formed on top of the gate patterns 80 and 82 , it is possible to decrease gate electrode resistance.
  • FIG. 5 to FIG. 14 are cross-sectional views illustrating methods of fabricating semiconductor devices according to certain embodiments of the present invention.
  • an isolation layer 52 is formed on a semiconductor substrate 50 to define first, second, and third active regions 54 , 56 , and 58 , respectively.
  • a first insulation layer 60 is formed on the first, second, and third active regions 54 , 56 , and 58 .
  • the first insulation layer 60 may be formed by thermal oxidation and/or chemical vapor deposition (CVD).
  • the first insulation layer 60 may be formed of silicon oxide, silicon oxynitride, and/or metal oxide.
  • a first gate pattern 62 A crossing over the first active region 54 is formed by patterning the first conductive layer 62 .
  • the first gate insulation layer 60 A is positioned between the first gate pattern 62 A and the first active region 54 .
  • the first gate insulation layer 60 A may reside under the first gate pattern 62 A on the first active region 54 .
  • the height of the mask insulation layer 66 on the first gate pattern 62 A is higher than that of the other regions. Therefore, in certain embodiments of the present invention, the portion of the photoresist pattern 68 that is over both the mask insulation layer 66 and the first gate pattern 62 A may be removed.
  • Conventional photoresist recessing techniques may be used to remove a part of the photoresist pattern 68 by baking the photoresist film at a specific temperature to partially develop the photoresist film.
  • a part of the mask insulation layer 66 on top of the first gate pattern 62 A may be exposed by recessing the photoresist pattern 68 .
  • the first photoresist pattern 68 is removed.
  • a second insulation layer 72 is then formed on second and third active regions 56 and 58 at first and second gate openings 70 A and 70 B, respectively.
  • the second insulation layer 72 may be formed by thermal oxidation and/or CVD. When thermal oxidation is used to form the second insulation layer 72 , an oxide layer 74 may be formed on top of the first gate pattern 62 A.
  • a second photoresist pattern 76 is formed on the substrate 50 , which exposes the first gate opening 70 A.
  • the second insulation layer 72 in the first gate opening 70 A is then removed, using the second photoresist pattern 76 as an etching mask.
  • the second photoresist pattern 76 is removed, and a third insulation layer is formed on second and third active regions 56 and 58 at first and second gate openings 70 A and 70 B.
  • the third insulation layer may be formed by thermal oxidation and/or CVD.
  • a second gate insulation layer 78 is formed on the second active region 56 at first gate opening 70 A
  • a third gate insulation layer 72 A is formed on the third active region 58 at the second gate opening 70 B.
  • the third gate insulation layer 72 A includes the second insulation layer 72 and the third insulation layer.
  • the second gate insulation layer 78 is formed from a single insulation layer, while the third gate insulation layer 72 A is formed from two insulating layers. As a result, the third gate insulation layer 72 A is thicker than the second gate insulation layer 78 .
  • a second conductive layer which fills the first gate opening 70 A and the second gate opening 70 B, is formed on the semiconductor substrate 50 .
  • the second conductive layer may be formed of polysilicon and/or silicon germanium.
  • the second conductive layer is then planarized by, for example, chemical-mechanical polishing, so that a second gate pattern 80 and a third gate pattern 82 are formed in first and second gate openings 70 A and 70 B.
  • a silicide layer may also be formed on second and third gate patterns 80 and 82 by silicidization of the semiconductor substrate 50 , including the second and third gate pattern patterns 80 and 82 .
  • both sidewalls of the first, second and third gate patterns 62 A, 80 , and 82 are exposed by removing the mask insulation layer 66 .
  • the buffer oxide layer 64 may be either removed or retained.
  • the first gate pattern 62 A is formed on the first active region 54
  • the second gate pattern 80 is formed on the second active region 56
  • the third gate pattern 82 is formed on the third active region 58 .
  • the second and third gate patterns 80 and 82 each have a top width that is wider than the bottom width. In other words, the width of portions of the gate patterns 80 and 82 is less proximate the insulating layers 78 and 72 A than the width of portions of the gate patterns 80 and 82 distal from the insulating layers 78 and 72 A.
  • Impurity diffusion layers may be formed by implanting impurities in active regions at both sidewalls of the first, second, and third gate patterns 62 A, 80 , and 82 . If a silicide layer has not yet been formed on the first, second, and third gate patterns 62 A, 80 and 82 , a silicide layer may be formed by silicidization of the impurity diffusion layers and the tops of the first, second, and third gate patterns 62 A, 80 , and 82 .
  • FIG. 15 and FIG. 16 are cross-sectional views of methods of fabricating semiconductor devices according to further embodiments of the present invention.
  • the second gate insulation layer 78 is formed on the second active region 56 at the first gate opening 70 A, and the third gate insulation layer 72 A is formed on the third active region 58 at the second gate opening 70 B, by forming a third insulation layer as discussed above with reference to FIG. 12 .
  • a conductive adhesion layer 90 and a metal layer 92 are formed on the semiconductor substrate 50 .
  • the conductive adhesion layer 90 may be formed of polysilicon, silicon germanium, and/or titanium nitride or the like.
  • the metal layer 92 may be formed of tungsten.
  • the metal layer 92 and the conductive adhesion layer 90 are polished by a planarization process, such as chemical-mechanical polishing.
  • a planarization process such as chemical-mechanical polishing.
  • second and third gate patterns 100 and 102 are formed in the first and second gate openings 70 A and 70 B, respectively.
  • first, second, and third gate patterns 62 A, 100 , and 102 are exposed by removing the mask insulation layer 66 .
  • the buffer oxide layer 64 may either be removed or retained.
  • the first gate pattern 62 A is formed on the first active region 54
  • the second gate pattern 100 is formed on the second active region 56
  • the third gate pattern 102 is formed on the third active region 58 .
  • the second and third gate patterns 100 and 102 include the conductive adhesion layer 90 and the metal layer 92 .
  • the conductive adhesion layer 90 has a “U” shaped cross section, and the metal layer 92 has good electric conductivity.

Abstract

Semiconductor devices include a first gate pattern on a first active area of a semiconductor substrate. The first gate pattern has a top width that is substantially the same as or less than a bottom width of the first gate pattern. A second gate pattern is provided on a second active area of the semiconductor substrate. The second gate pattern has a top width that is wider than a bottom width of the second gate pattern. Semiconductor device are fabricated by forming a first gate pattern on a first gate insulation layer formed on a first active region of a semiconductor substrate. A mask insulation layer is formed on the semiconductor substrate that includes the first gate pattern. First and second gate openings respectively exposing second and third active regions of the semiconductor substrate are formed by patterning the mask insulation layer. Second and third gate insulation layers respectively are formed on second and third active regions exposed in the first and second gate openings. Second and third gate patterns are formed in the first and second gate openings respectively and the mask insulation layer is removed.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of U.S. application Ser. No. 10/794,445, filed Mar. 5, 2004, which claims priority from Korean Patent Application No. 10-2003-0014045, filed on 6 Mar. 2003, in the Korean Intellectual Property Office, the disclosures of which are hereby incorporated by reference in their entireties.
  • FIELD OF THE INVENTION
  • The present invention relates to semiconductor devices, and more particularly, to semiconductor devices having multiple gate insulating layers and methods of fabricating the same.
  • BACKGROUND OF THE INVENTION
  • Developments in the semiconductor industry over the years have focused on a wide array of technical disciplines, device designs, and device packaging approaches in order to achieve improved semiconductor performance. Although many improvements have been obtained through device miniaturization, other improvements have resulted from creating multifunction devices on one semiconductor die. Such multi-function devices may have transistors that have different performance objectives that may be achieved through different physical characteristics of the transistors of the devices.
  • Triple gate oxide techniques may be used to improve characteristics of semiconductor devices in a chip that includes high-performance transistors with thin gate oxide layers, low power devices with thicker gate oxide layers, and high voltage input/output ports.
  • Forming more than two oxide layers having differing thicknesses conventionally utilizes a method where oxide layers are partially removed before forming other oxide layers. Then, additional oxide layers are deposited on the gate predetermined region from which the oxide layers have been partially removed. Photolithography can be used to remove oxide layers. However, this may result in reduced transistor performance and increased leakage current.
  • A method of fabricating a plurality of gate oxide layers without performing the photolithographic etching process is disclosed in U.S. Pat. No. 6,147,008 entitled CREATION OF MULTIPLE GATE OXIDE WITH HIGH THICKNESS RATIO IN FLASH MEMORY PROCESS” by Siow Lee Chwa et al.
  • FIG. 1 to FIG. 3 are cross-sectional views of such a conventional method of fabricating triple gate oxide layers. Region A illustrates a part of the semiconductor substrate including high-performance transistors, region B illustrates a part of the substrate including low power transistors, and region C illustrates a part of the substrate including input/output devices.
  • Referring to FIG. 1, a plurality of active regions are defined by forming an isolation layer 12 on a semiconductor substrate 10. As a matter of convenience, active regions of region A are defined as a first active region 20, active regions of region B are defined as a second active region 22, and active regions of region C are defined as a third active region 24. As shown in FIG. 1, a first oxide layer 14 is formed on the semiconductor substrate that includes the isolation layer 12.
  • Referring to FIG. 2, a photoresist layer is formed on the entire semiconductor substrate 10 including the first oxide layer 14. The photoresist layer is patterned to form a photoresist pattern 16 exposing the first active region 20. Nitrogen ions are then implanted into the semiconductor substrate 10 to form an oxidation barrier layer 18, using the photoresist pattern 16 as an ion implantation mask.
  • Referring to FIG. 3, the photoresist pattern 16 is removed. The first oxide layer 14 is also removed from the first active region 20 and the second active region 22. A second oxide layer is formed on the entire semiconductor substrate 10. As a result, a first gate oxide layer 32 and a second gate oxide layer 30 are respectively formed on the first active region 20 and the second active region 22. However, the oxidation barrier layer 18 suppresses oxidation of the first active region 20. Thus, the thickness of the first gate oxide layer 32 is thinner than that of the second gate oxide layer 30. The thickness of the second gate oxide layer 30 is the same as that of the second oxide layer formed on the semiconductor substrate. A third gate oxide layer 14A is formed on the third active region 24, and is composed of a combination of the first oxide layer and the second oxide layer.
  • Accordingly, in methods of fabricating triple gate oxide layers according to the prior art, a thinner oxide layer may be formed by implanting nitrogen in active regions. As such, a semiconductor device including gate oxide layers of different thicknesses may be formed. However, implanting nitrogen ions into the substrate may cause crystalline damage. When crystalline damage overlaps with the transistor junctions, transistor leakage current may be increased. In particular, leakage current may be increased at PMOS transistor junctions positioned on an edge of the active regions. Moreover, it may be difficult to control the thickness of the oxide layers when using nitrogen ion implantation.
  • SUMMARY OF THE INVENTION
  • Embodiments of the present invention provide semiconductor devices and methods of fabricating semiconductor devices that include a first gate pattern on a first active area of a semiconductor substrate. The first gate pattern has a top width that is substantially the same as or less than a bottom width of the first gate pattern. A second gate pattern is provided on a second active area of the semiconductor substrate. The second gate pattern has a top width that is wider than a bottom width of the second gate pattern.
  • In further embodiments of the present invention, a third gate pattern is provided on a third active area of the semiconductor substrate. The third gate pattern has a top width that is wider than a bottom width of the third gate pattern. A first gate insulating layer may also be disposed between the first gate pattern and the first active area and have a first thickness. A second gate insulating layer may be disposed between the second gate pattern and the second active area and have a second thickness that is greater than the first thickness of the first gate insulating layer. A third gate insulating layer may be disposed between the third gate pattern and the third active area and have a third thickness that is greater than the second thickness of the second gate insulating layer.
  • In additional embodiments of the present invention, respective silicide layers are provided on the first gate pattern, the second gate pattern and the third gate pattern. Impurity diffusion regions may also be provided in respective ones of the first, second and third active regions adjacent sides of the first, second and third gate patterns.
  • In still further embodiments of the present invention, the second and third gate patterns include a conductive adhesion layer having a substantially “U” shaped cross section and a metal layer in a gap region of the conductive adhesion layer.
  • In other embodiments of the present invention, fabrication of a semiconductor device includes forming a first gate pattern on a first gate insulation layer formed on a first active region of a semiconductor substrate. A mask insulation layer is formed on the semiconductor substrate that includes the first gate pattern. First and second gate openings respectively exposing second and third active regions of the semiconductor substrate are formed by patterning the mask insulation layer. Second and third gate insulation layers are respectively formed on second and third active regions exposed in the first and second gate openings. Second and third gate patterns are formed in the first and second gate openings respectively and the mask insulation layer is removed.
  • In additional embodiments of the present invention, a top width of the first and second gate openings is wider than a bottom width of the first and second gate openings.
  • In yet further embodiments of the present invention, forming second and third gate insulation layers includes forming a first insulation layer on the semiconductor substrate in the first and second gate openings, exposing the second active region in the first gate opening by removing the first insulation layer in the first gate opening and forming a second insulation layer on the semiconductor substrate including on the second active region exposed by the first gate opening to provide the second gate insulation layer. Forming a second insulation layer on the semiconductor substrate may also include forming a second insulation layer on the semiconductor substrate including on the first insulation layer in the second gate opening so as to provide a third gate insulation layer comprising the first insulation layer and the second insulation layer in the second gate opening.
  • In additional embodiments of the present invention, the mask insulation layer is conformally formed, and forming the first and second gate openings includes forming a photoresist layer on the mask insulation layer, removing an upper portion of the photoresist layer to expose the mask insulation layer on first gate pattern, patterning the photoresist layer to expose a portion of the mask insulation layer corresponding to the first and second gate openings, and etching the mask insulation layer using the photoresist layer as an etching mask.
  • In still further embodiments of the present invention, forming the second and third gate patterns includes forming a conductive adhesion layer on the semiconductor substrate including on the second and third gate insulation layers in the first and second gate openings, forming a metal layer on the conductive adhesion layer, and planarizing the metal layer and the conductive adhesion layer to form the second and third gate patterns in the first and second gate openings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1-FIG. 3 are cross-sectional views illustrating conventional methods of fabricating triple gate insulating layers.
  • FIG. 4 is a cross-sectional view of a semiconductor device according to embodiments of the present invention.
  • FIG. 5-FIG. 14 are cross-sectional views illustrating the fabrication of semiconductor devices according to embodiments of the present invention.
  • FIG. 15-FIG. 16 are cross-sectional views illustrating the fabrication of semiconductor devices according to further embodiments of the present invention.
  • DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
  • The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of the layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate or intervening layers may be also be present. Like numbers refer to like elements throughout the specification. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • It will be understood that although the terms first and second may be used herein to describe various regions, layers, and/or sections, these regions, layers, and/or sections should not be limited by these terms. These terms are only used to distinguish one region, layer, or section from another region, layer, or section. Thus, a first region, layer, or section discussed below could be termed a second region, layer, or section, and similarly, a second without departing from the teachings of the present invention.
  • FIG. 4 is a cross-sectional view of semiconductor devices according to certain embodiments of the present invention.
  • Referring to FIG. 4, an isolation layer 52 is provided on the semiconductor substrate 50 to define a plurality of active regions. The active regions include a first active region 54, a second active region 56, and a third active region 58. A first gate pattern 62A is provided on the first active region 54, a second gate pattern 80 is provided on the second active region 56, and a third gate pattern 82 is provided on the third active region 58. Each gate pattern crosses over its corresponding active region and partially overlaps a corresponding field insulation layer adjacent to the active regions.
  • Still referring to FIG. 4, a first gate insulation layer 60A is provided between the first gate pattern 62A and the first active region 54. A second gate insulation layer 78 is provided between the second gate pattern 80 and the second active region 56. A third gate insulation layer 72A is provided between the third gate pattern 82 and the third active region 58. The first, second and third gate insulation layers 60A, 78, and 72A may differ in thickness. High-performance transistors may be formed on regions with thin gate oxide layers. Low power transistors may be formed on regions with thicker gate insulation layers. Transistors with high voltage inputs/outputs may have even thicker gate insulation layers. Accordingly, high performance transistors, low power transistors, and transistors with high voltage inputs/outputs may be formed on the first, second and third active regions 54, 56, and 58, respectively. The first gate insulation layer 60A is formed to a relatively thin thickness. The thickness of the second gate insulation layer 78 is thicker than that of the first gate insulation layer 60A, and the thickness of the third gate insulation layer 72A may be thicker than that of the second gate insulation layer 78.
  • Furthermore, according to embodiments of the present invention, the second and third gate patterns 80 and 82 each have top widths that are wider than their respective bottom widths. Therefore, if a silicide layer 92 is formed on top of the gate patterns 80 and 82, it is possible to decrease gate electrode resistance.
  • FIG. 5 to FIG. 14 are cross-sectional views illustrating methods of fabricating semiconductor devices according to certain embodiments of the present invention.
  • Referring to FIG. 5, an isolation layer 52 is formed on a semiconductor substrate 50 to define first, second, and third active regions 54, 56, and 58, respectively. A first insulation layer 60 is formed on the first, second, and third active regions 54, 56, and 58. The first insulation layer 60 may be formed by thermal oxidation and/or chemical vapor deposition (CVD). In addition, the first insulation layer 60 may be formed of silicon oxide, silicon oxynitride, and/or metal oxide.
  • Still referring to FIG. 5, a first conductive layer 62 is formed on the semiconductor substrate 50 that includes the first insulation layer 60. The first conductive layer 62 may be formed of polysilicon, stacked layers of polysilicon and silicide, and/or stacked layers of polysilicon and metal. In addition, an anti-reflecting layer may be formed on the first conductive layer 62.
  • Referring to FIG. 6, a first gate pattern 62A crossing over the first active region 54 is formed by patterning the first conductive layer 62. The first gate insulation layer 60A is positioned between the first gate pattern 62A and the first active region 54. The first gate insulation layer 60A may reside under the first gate pattern 62A on the first active region 54.
  • Referring to FIG. 7, a mask insulation layer 66 is formed on the surface of the semiconductor substrate 50. The mask insulation layer 66 may be formed of silicon nitride. As shown in FIG. 7, the mask insulation layer 66 may be formed conformally over the surface of the semiconductor substrate 50. In certain embodiments of the present invention, a buffer oxide layer 64 may be formed on the semiconductor substrate 50 before forming the mask insulation layer 66. The buffer oxide layer 64 can reduce stress on the active regions if a silicon nitride mask insulation layer is used.
  • Referring to FIG. 8, a first photoresist pattern 68 is formed on the mask insulation layer 66. The first photoresist pattern 68 exposes parts of the mask insulation layer 66 formed over the second and third active regions 56 and 58. The exposed regions of the mask insulation layer 66 correspond to second and third gate patterns that are subsequently formed.
  • Still referring to FIG. 8, when the mask insulation layer 66 is formed conformally, the height of the mask insulation layer 66 on the first gate pattern 62A is higher than that of the other regions. Therefore, in certain embodiments of the present invention, the portion of the photoresist pattern 68 that is over both the mask insulation layer 66 and the first gate pattern 62A may be removed. Conventional photoresist recessing techniques may be used to remove a part of the photoresist pattern 68 by baking the photoresist film at a specific temperature to partially develop the photoresist film. Thus, as shown in FIG. 8, a part of the mask insulation layer 66 on top of the first gate pattern 62A may be exposed by recessing the photoresist pattern 68.
  • Referring to FIG. 9, the mask insulation layer 66 is etched using the first photoresist pattern 68 as an etching mask. As a result, first and second openings 70A and 70B over second and third active regions 56 and 58 are respectively formed. The buffer oxide layer 64 is also removed to expose part of the second and third active regions 56 and 58. The first and second gate openings 70A and 70B are wider at the top than at the bottom. Also, part of the mask insulation layer 66 that is formed on top of the first gate pattern 62A may be removed.
  • Referring to FIG. 10, the first photoresist pattern 68 is removed. A second insulation layer 72 is then formed on second and third active regions 56 and 58 at first and second gate openings 70A and 70B, respectively. The second insulation layer 72 may be formed by thermal oxidation and/or CVD. When thermal oxidation is used to form the second insulation layer 72, an oxide layer 74 may be formed on top of the first gate pattern 62A.
  • Referring to FIG. 11, a second photoresist pattern 76 is formed on the substrate 50, which exposes the first gate opening 70A. The second insulation layer 72 in the first gate opening 70A is then removed, using the second photoresist pattern 76 as an etching mask.
  • Referring to FIG. 12, the second photoresist pattern 76 is removed, and a third insulation layer is formed on second and third active regions 56 and 58 at first and second gate openings 70 A and 70B. The third insulation layer may be formed by thermal oxidation and/or CVD. As a result, a second gate insulation layer 78 is formed on the second active region 56 at first gate opening 70A, and a third gate insulation layer 72A is formed on the third active region 58 at the second gate opening 70B. The third gate insulation layer 72A includes the second insulation layer 72 and the third insulation layer.
  • Thus, the second gate insulation layer 78 is formed from a single insulation layer, while the third gate insulation layer 72A is formed from two insulating layers. As a result, the third gate insulation layer 72A is thicker than the second gate insulation layer 78.
  • Referring to FIG. 13, a second conductive layer, which fills the first gate opening 70A and the second gate opening 70B, is formed on the semiconductor substrate 50. The second conductive layer may be formed of polysilicon and/or silicon germanium. The second conductive layer is then planarized by, for example, chemical-mechanical polishing, so that a second gate pattern 80 and a third gate pattern 82 are formed in first and second gate openings 70A and 70B. A silicide layer may also be formed on second and third gate patterns 80 and 82 by silicidization of the semiconductor substrate 50, including the second and third gate pattern patterns 80 and 82.
  • Referring to FIG. 14, both sidewalls of the first, second and third gate patterns 62A, 80, and 82 are exposed by removing the mask insulation layer 66. The buffer oxide layer 64 may be either removed or retained. Thus, the first gate pattern 62A is formed on the first active region 54, the second gate pattern 80 is formed on the second active region 56, and the third gate pattern 82 is formed on the third active region 58. The second and third gate patterns 80 and 82 each have a top width that is wider than the bottom width. In other words, the width of portions of the gate patterns 80 and 82 is less proximate the insulating layers 78 and 72A than the width of portions of the gate patterns 80 and 82 distal from the insulating layers 78 and 72A.
  • Impurity diffusion layers may be formed by implanting impurities in active regions at both sidewalls of the first, second, and third gate patterns 62A, 80, and 82. If a silicide layer has not yet been formed on the first, second, and third gate patterns 62A, 80 and 82, a silicide layer may be formed by silicidization of the impurity diffusion layers and the tops of the first, second, and third gate patterns 62A, 80, and 82.
  • FIG. 15 and FIG. 16 are cross-sectional views of methods of fabricating semiconductor devices according to further embodiments of the present invention.
  • Referring to FIG. 15, the second gate insulation layer 78 is formed on the second active region 56 at the first gate opening 70A, and the third gate insulation layer 72A is formed on the third active region 58 at the second gate opening 70B, by forming a third insulation layer as discussed above with reference to FIG. 12. A conductive adhesion layer 90 and a metal layer 92 are formed on the semiconductor substrate 50. In particular embodiments of the present invention, the conductive adhesion layer 90 may be formed of polysilicon, silicon germanium, and/or titanium nitride or the like. The metal layer 92 may be formed of tungsten.
  • Still referring to FIG. 15, the metal layer 92 and the conductive adhesion layer 90 are polished by a planarization process, such as chemical-mechanical polishing. As a result, second and third gate patterns 100 and 102 are formed in the first and second gate openings 70A and 70B, respectively.
  • Referring to FIG. 16, sidewalls of the first, second, and third gate patterns 62A, 100, and 102 are exposed by removing the mask insulation layer 66. The buffer oxide layer 64 may either be removed or retained. Thus, the first gate pattern 62A is formed on the first active region 54, the second gate pattern 100 is formed on the second active region 56, and the third gate pattern 102 is formed on the third active region 58. The second and third gate patterns 100 and 102 include the conductive adhesion layer 90 and the metal layer 92. The conductive adhesion layer 90 has a “U” shaped cross section, and the metal layer 92 has good electric conductivity.
  • Certain embodiments of the present invention may provide gate insulation layers of low power transistors that may not be contaminated by the photoresist layer, because the first gate insulation layer is formed to a thinner thickness and the second and third gate insulation layers are formed through a DAMASCENE process to a thicker thickness. High performance transistors with low leakage current may also be formed, because physical damage to the substrate due to nitrogen ion implantation may be avoided. Furthermore, the second and third gate patterns can each have a top width that is wider than the bottom width. Because the top dimensions of the gate pattern are thereby increased in the same channel width, the gate resistance can be decreased.
  • While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (6)

1. A semiconductor device comprising:
a first gate pattern on a first active area of a semiconductor substrate, the first gate pattern having a top width that is substantially the same as or less than a bottom width of the first gate pattern; and
a second gate pattern on a second active area of the semiconductor substrate, the second gate pattern having a top width that is wider than a bottom width of the second gate pattern.
2. The semiconductor device of claim 1, further comprising a third gate pattern on a third active area of the semiconductor substrate, the third gate pattern having a top width that is wider than a bottom width of the third gate pattern.
3. The semiconductor device of claim 2, further comprising:
a first gate insulating layer disposed between the first gate pattern and the first active area and having a first thickness;
a second gate insulating layer disposed between the second gate pattern and the second active area and having a second thickness that is greater than the first thickness of the first gate insulating layer; and
a third gate insulating layer disposed between the third gate pattern and the third active area and having a third thickness that is greater than the second thickness of the second gate insulating layer.
4. The semiconductor device of claim 2, further comprising respective silicide layers on the first gate pattern, the second gate pattern and the third gate pattern.
5. The semiconductor device of claim 2, further comprising impurity diffusion regions in respective ones of the first, second and third active regions adjacent sides of the first, second and third gate patterns.
6. The semiconductor device of claim 2, wherein the second and third gate patterns further comprise:
a conductive adhesion layer having a substantially “U” shaped cross section; and
a metal layer in a gap region of the conductive adhesion layer.
US11/559,758 2003-03-06 2006-11-14 Semiconductor device having gate insulating layers with differing thicknesses Abandoned US20070069282A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/559,758 US20070069282A1 (en) 2003-03-06 2006-11-14 Semiconductor device having gate insulating layers with differing thicknesses

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2003-0014045A KR100496888B1 (en) 2003-03-06 2003-03-06 Semiconductor device having triple gate insulating layers and method of fabricating the same
KR2003-14045 2003-03-06
US10/794,445 US7151031B2 (en) 2003-03-06 2004-03-05 Methods of fabricating semiconductor devices having gate insulating layers with differing thicknesses
US11/559,758 US20070069282A1 (en) 2003-03-06 2006-11-14 Semiconductor device having gate insulating layers with differing thicknesses

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/794,445 Division US7151031B2 (en) 2003-03-06 2004-03-05 Methods of fabricating semiconductor devices having gate insulating layers with differing thicknesses

Publications (1)

Publication Number Publication Date
US20070069282A1 true US20070069282A1 (en) 2007-03-29

Family

ID=32923804

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/794,445 Active 2024-07-16 US7151031B2 (en) 2003-03-06 2004-03-05 Methods of fabricating semiconductor devices having gate insulating layers with differing thicknesses
US11/559,758 Abandoned US20070069282A1 (en) 2003-03-06 2006-11-14 Semiconductor device having gate insulating layers with differing thicknesses

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/794,445 Active 2024-07-16 US7151031B2 (en) 2003-03-06 2004-03-05 Methods of fabricating semiconductor devices having gate insulating layers with differing thicknesses

Country Status (2)

Country Link
US (2) US7151031B2 (en)
KR (1) KR100496888B1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100486654B1 (en) * 2003-08-07 2005-05-03 동부아남반도체 주식회사 Method for formating triple gate oxide in semiconductor
DE102004063532A1 (en) * 2004-12-30 2006-07-27 Advanced Micro Devices, Inc., Sunnyvale Process for producing gate insulation layers with different properties
JP5130834B2 (en) * 2007-09-05 2013-01-30 ソニー株式会社 Semiconductor device and manufacturing method thereof
KR20140034347A (en) * 2012-08-31 2014-03-20 삼성전자주식회사 Semiconductor device and method for fabricating the same
US8993459B2 (en) 2012-08-31 2015-03-31 Globalfoundries Inc. Method of forming a material layer in a semiconductor structure
US9059022B2 (en) * 2012-12-28 2015-06-16 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structures and methods of forming the same
US9153668B2 (en) 2013-05-23 2015-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Tuning tensile strain on FinFET
US10115720B2 (en) * 2016-04-15 2018-10-30 Magnachip Semiconductor, Ltd. Integrated semiconductor device and method for manufacturing the same

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371026A (en) * 1992-11-30 1994-12-06 Motorola Inc. Method for fabricating paired MOS transistors having a current-gain differential
US5905283A (en) * 1994-08-31 1999-05-18 Nec Corporation Method of forming a MOS transistor having gate insulators of different thicknesses
US5937299A (en) * 1997-04-21 1999-08-10 Advanced Micro Devices, Inc. Method for forming an IGFET with silicide source/drain contacts in close proximity to a gate with sloped sidewalls
US5942780A (en) * 1996-08-09 1999-08-24 Advanced Micro Devices, Inc. Integrated circuit having, and process providing, different oxide layer thicknesses on a substrate
US6093945A (en) * 1998-07-09 2000-07-25 Windbond Electronics Corp. Split gate flash memory with minimum over-erase problem
US6147008A (en) * 1999-11-19 2000-11-14 Chartered Semiconductor Manufacturing Ltd. Creation of multiple gate oxide with high thickness ratio in flash memory process
US6171910B1 (en) * 1999-07-21 2001-01-09 Motorola Inc. Method for forming a semiconductor device
US6222240B1 (en) * 1998-07-22 2001-04-24 Advanced Micro Devices, Inc. Salicide and gate dielectric formed from a single layer of refractory metal
US6265267B1 (en) * 1999-11-04 2001-07-24 United Microelectronics Corp. Fabricating method for a semiconductor device comprising gate oxide layers of various thicknesses
US20010016388A1 (en) * 2000-02-22 2001-08-23 Shin Koyama Method for fabricating semiconductor device
US6297103B1 (en) * 2000-02-28 2001-10-02 Micron Technology, Inc. Structure and method for dual gate oxide thicknesses
US20020000633A1 (en) * 2000-06-30 2002-01-03 Kabushiki Kaisha Toshiba. Semiconductor device including misfet having post-oxide films having at least two kinds of thickness and method of manufacturing the same
US20020028554A1 (en) * 2000-06-16 2002-03-07 International Business Machines Corporation Formulation of multiple gate oxides thicknesses without exposing gate oxide or silicon surface to photoresist
US20020105041A1 (en) * 1999-09-17 2002-08-08 Nec Corporation Integrated circuit device with switching between active mode and standby mode controlled by digital circuit
US6509225B2 (en) * 1998-12-25 2003-01-21 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US20030045058A1 (en) * 2001-07-03 2003-03-06 Druijf Klaas Gerbrand Method of manufacturing a semiconductor device comprising MOS-transistors having gate oxides of different thicknesses
US20040023459A1 (en) * 2001-05-15 2004-02-05 Nec Corporation Semiconductor device including gate insulation films having different thicknesses

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371026A (en) * 1992-11-30 1994-12-06 Motorola Inc. Method for fabricating paired MOS transistors having a current-gain differential
US5905283A (en) * 1994-08-31 1999-05-18 Nec Corporation Method of forming a MOS transistor having gate insulators of different thicknesses
US5942780A (en) * 1996-08-09 1999-08-24 Advanced Micro Devices, Inc. Integrated circuit having, and process providing, different oxide layer thicknesses on a substrate
US5937299A (en) * 1997-04-21 1999-08-10 Advanced Micro Devices, Inc. Method for forming an IGFET with silicide source/drain contacts in close proximity to a gate with sloped sidewalls
US6093945A (en) * 1998-07-09 2000-07-25 Windbond Electronics Corp. Split gate flash memory with minimum over-erase problem
US6222240B1 (en) * 1998-07-22 2001-04-24 Advanced Micro Devices, Inc. Salicide and gate dielectric formed from a single layer of refractory metal
US6509225B2 (en) * 1998-12-25 2003-01-21 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US6171910B1 (en) * 1999-07-21 2001-01-09 Motorola Inc. Method for forming a semiconductor device
US20020105041A1 (en) * 1999-09-17 2002-08-08 Nec Corporation Integrated circuit device with switching between active mode and standby mode controlled by digital circuit
US6265267B1 (en) * 1999-11-04 2001-07-24 United Microelectronics Corp. Fabricating method for a semiconductor device comprising gate oxide layers of various thicknesses
US6147008A (en) * 1999-11-19 2000-11-14 Chartered Semiconductor Manufacturing Ltd. Creation of multiple gate oxide with high thickness ratio in flash memory process
US20010016388A1 (en) * 2000-02-22 2001-08-23 Shin Koyama Method for fabricating semiconductor device
US6297103B1 (en) * 2000-02-28 2001-10-02 Micron Technology, Inc. Structure and method for dual gate oxide thicknesses
US6720221B1 (en) * 2000-02-28 2004-04-13 Micron Technology, Inc. Structure and method for dual gate oxide thicknesses
US20020028554A1 (en) * 2000-06-16 2002-03-07 International Business Machines Corporation Formulation of multiple gate oxides thicknesses without exposing gate oxide or silicon surface to photoresist
US20020000633A1 (en) * 2000-06-30 2002-01-03 Kabushiki Kaisha Toshiba. Semiconductor device including misfet having post-oxide films having at least two kinds of thickness and method of manufacturing the same
US20040023459A1 (en) * 2001-05-15 2004-02-05 Nec Corporation Semiconductor device including gate insulation films having different thicknesses
US20030045058A1 (en) * 2001-07-03 2003-03-06 Druijf Klaas Gerbrand Method of manufacturing a semiconductor device comprising MOS-transistors having gate oxides of different thicknesses

Also Published As

Publication number Publication date
KR100496888B1 (en) 2005-06-23
US7151031B2 (en) 2006-12-19
US20040173854A1 (en) 2004-09-09
KR20040079116A (en) 2004-09-14

Similar Documents

Publication Publication Date Title
US8268709B2 (en) Independently accessed double-gate and tri-gate transistors in same process flow
US7071048B2 (en) Methods of fabricating fin field effect transistors having capping insulation layers
CN103165674B (en) There is the FinFET of multi-Vt
US20090174001A1 (en) Semiconductor device having fin transistor and planar transistor and associated methods of manufacture
US20050253193A1 (en) Method of fabricating a necked finfet device
US20070069282A1 (en) Semiconductor device having gate insulating layers with differing thicknesses
CN101375399B (en) MOS device and method of fabricating a MOS device
US6784054B2 (en) Method of manufacturing semiconductor device
KR100481870B1 (en) Semiconductor Device Having One-Time Programmable ROM And Method Of Fabricating The Same
US7057237B2 (en) Method for forming devices with multiple spacer widths
US6566200B2 (en) Flash memory array structure and method of forming
KR100382333B1 (en) Semiconductor device and method of manufacturing the same
KR100606488B1 (en) Method for fabricating a semiconductor product with a memory area and a logic area
US6287911B1 (en) Semiconductor device with silicide layers and fabrication method thereof
KR20230032984A (en) Standard cell structures
KR100240682B1 (en) Method for manufacturing semiconductor device
US6458702B1 (en) Methods for making semiconductor chip having both self aligned silicide regions and non-self aligned silicide regions
US6656825B2 (en) Semiconductor device having an improved local interconnect structure and a method for forming such a device
JP2002050702A (en) Semiconductor device
US11355401B1 (en) Field effect transistor
JP4309078B2 (en) Semiconductor device and manufacturing method thereof
WO2021259479A1 (en) Semiconductor device, semiconductor die, and method of manufacturing a semiconductor device
KR20020013072A (en) A method for manufacturing of a semicondoctor device
KR20050102464A (en) Methods of forming a cmos type semiconductor device
JPH05259452A (en) Semiconductor device and manufacture thereof

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION