US20060181917A1 - Semiconductor memory device for low voltage - Google Patents

Semiconductor memory device for low voltage Download PDF

Info

Publication number
US20060181917A1
US20060181917A1 US11/340,868 US34086806A US2006181917A1 US 20060181917 A1 US20060181917 A1 US 20060181917A1 US 34086806 A US34086806 A US 34086806A US 2006181917 A1 US2006181917 A1 US 2006181917A1
Authority
US
United States
Prior art keywords
bit line
recited
voltage
memory device
semiconductor memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/340,868
Inventor
Hee-bok Kang
Jin-Hong Ahn
Sang-Don Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AHN, JIN-HONG, KANG, HEE-BOK, LEE, SANG-DON
Publication of US20060181917A1 publication Critical patent/US20060181917A1/en
Priority to US12/578,358 priority Critical patent/US8125844B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4091Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4097Bit-line organisation, e.g. bit-line layout, folded bit lines
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4099Dummy cell treatment; Reference voltage generators
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065Differential amplifiers of latching type
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/14Dummy cell management; Sense reference voltage generators
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18Bit line organisation; Bit line lay-out
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/005Transfer gates, i.e. gates coupling the sense amplifier output to data lines, I/O lines or global bit lines
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22Control and timing of internal memory operations
    • G11C2207/2227Standby or low power modes

Definitions

  • the present invention relates to a semiconductor memory device; and, more particularly, to a semiconductor memory device for efficiently operating under a low power supply voltage condition.
  • FIG. 1 is a block diagram describing a conventional semiconductor memory device.
  • the conventional semiconductor memory device includes a row address decoder 20 , a column address decoder 30 , a cell area 100 and a data input/output block 40 .
  • the cell area 100 includes a plurality of cell arrays, e.g., 110 , 120 , 130 and 140 and a plurality of sense amplifying blocks, e.g., 150 and 160 .
  • the row address decoder 20 receiving a row address decodes the row address in order to access a data stored in the cell area 100 .
  • the column address decoder 30 receiving a column address decodes the column address in order to access the data stored in the cell area 100 .
  • the data input/output block 40 is for outputting a data stored in the cell area 100 or transmitting data inputted through a data pad/pin into the cell area 100 .
  • the data accessed in response to the row address and the column address is outputted to the data input/output block 40 .
  • a data inputted from an external circuit is stored in a unit cell corresponding to the row address and the column address through the data input/output block 40 .
  • each cell array, e.g., 110 included in the cell area 100 includes a plurality of unit cells, each for storing a data.
  • Each sense amplifying block, e.g., 150 is for sensing and amplifying data outputted from each cell array, e.g., 110 .
  • FIG. 2 is a block diagram depicting a detailed structure of the cell array 110 shown in FIG. 1 .
  • a first cell array 110 includes a plurality of bit line pairs, e.g., BL and /BL, a plurality of cells, e.g., CELL 1 , CELL 2 and CELL 3 , and a plurality of word lines, e.g., WL 0 to WL 5 .
  • each cell is constituted with one capacitor and one transistor.
  • a first cell CELL 1 includes a first capacitor C 0 coupled to a plate line PL and a first MOS transistor M 0 having a gate coupled to a first word line WL 0 .
  • the first MOS transistor M 0 is coupled between the first capacitor C 0 and a bit line BL for connecting or disconnecting the first capacitor C 0 to a bit line BL in response to a word line WL 0 .
  • first cell CELL 1 and a second cell CELL 2 respectively coupled to the first word line WL 0 and a second word line WL 1 and neighbored with each other are commonly connected to the bit line BL.
  • the bit line pair BL and /BL is coupled to a sense amplifier 152 a included in the sense amplifying block 150 .
  • FIG. 3 is a block diagram describing a connection between each cell array and each sense amplifying block included in the cell area 100 shown in FIG. 1 .
  • the conventional semiconductor memory device has a shared bit line sense amplifier structure.
  • the shared bit line sense amplifier structure means that two neighbor cell arrays are coupled to one sense amplifying block.
  • the first sense amplifying block 150 is coupled to the first cell array 110 and the second cell array 130 ; and the second sense amplifying block 170 is coupled to the second cell array 130 and the fifth cell array 180 .
  • the sense amplifying block includes a plurality of sense amplifiers each corresponding to each bit line pair included in the cell array. That is, the number of the sense amplifiers included in the sense amplifying block is same to the number of bit lines included in the cell array. However, referring to FIG. 3 , since two cell arrays share one sense amplifying block in common under the shared bit line sense amplifier structure, the sense amplifying block has a number of sense amplifiers each corresponding to each two bit line pairs. That is, the number of the sense amplifiers included in the sense amplifying block can be decreased by half.
  • the sense amplifying block e.g., 150
  • the sense amplifying block further includes a first connection block 151 and a second connection block 153 . Since the first sense amplifying block 150 is commonly coupled to two neighbor cell arrays 110 and 130 , there should be control for connecting or disconnecting the first sense amplifying block 150 to one of the two neighbor cell arrays 110 and 130 .
  • Each of the first and the second connection blocks 151 and 153 has a plurality of switching units, e.g., transistors.
  • the plurality of transistors, e.g., MN 1 to MN 4 , in the first connection block 151 is turned on or off based on a first connection control signal BISH 1 ; and the plurality of transistors, e.g., MN 5 to MN 8 , in the second connection block 153 is turned on or off based on a second connection control signal BISL 1 .
  • the first connection control signal BISH 1 is activated, all transistors included in the first connection block 151 is turned on, that is, the first cell array 110 is coupled to the sense amplifier block 152 of the first sense amplifying block 150 .
  • the second connection control signal BISL 1 is activated, all transistors included in the second connection block 153 is turned on, that is, the second cell array 130 is coupled to the sense amplifier block 152 of the first sense amplifying block 150 .
  • another sense amplifying block 170 includes a plurality of sense amplifiers and two connection blocks controlled in response to other connection control signals BISH 2 and BISL 2 for connecting or disconnecting a sense amplifier block of the sense amplifying block 170 to one of the two neighbor cell arrays 130 and 180 .
  • each sense amplifying block e.g., 150 , further includes a precharge block and a data output block except for connection blocks and sense amplifiers.
  • FIG. 4 is a block diagram showing the sense amplifying block 150 shown in FIG. 2 .
  • the sense amplifying block 150 includes a sense amplifier 152 a , a precharge block 155 a , first and second equalization blocks 154 a and 157 a and a data output block 156 a.
  • the sense amplifier 152 a receives power supply signals SAP and SAN for amplifying a potential difference between the bit line pair BL and /BL. Enabled by a precharge signal BLEQ when the sense amplifier 152 a is not activated, the precharge block 155 a precharges the bit line pair BL and /BL as a bit line precharge voltage VBLP. In response to the precharge signal BLEQ, the first equalization block 154 a makes a voltage level of the bit line BL same with a voltage level of the bit line bar /BL.
  • the second equalization block 157 a is also used for making a voltage level of the bit line BL be same to a voltage level of the bit line bar /BL.
  • the data output block 156 a outputs a data amplified by the sense amplifier 152 a to the local data bus pair LDB and LDBB based on a column control signal YI generated from a column address.
  • the sense amplifying block 150 further includes two connection blocks 151 a and 153 a each for connecting or disconnecting the sense amplifier 152 a to one of neighbor cell arrays respectively based on connection control signals BISH and BISL.
  • FIG. 5 is a waveform showing an operation of the conventional semiconductor memory device.
  • the read operation of the conventional semiconductor memory device can be split into four steps: a precharge step, a read step, a sense step and a restore step.
  • the write operation is very similar to the read operation.
  • the write operation includes a write step instead of the read step in the read operation. That is, a sensed and amplified data is not outputted, instead, an inputted data from an external circuit is latched in the sense amplifier during the sense step.
  • a capacitor of a cell is charged, i.e., stores a logic high data “1”.
  • a symbol ‘SN’ means a potential level charged in the capacitor of the cell.
  • one of two connection blocks in the sense amplifying block is activated and the other is inactivated. As a result, the sense amplifying block is coupled to one of two neighbor cell arrays.
  • bit line pair BL and /BL is precharged by the bit line precharge voltage VBLP.
  • the first and second equalization blocks 154 a and 157 a and a precharge block 155 a are also enabled.
  • the bit line pair BL and /BL is percharged as the 1 ⁇ 2 core voltage.
  • the first and second connection block 151 a and 153 a are also activated, i.e., all transistors included in the first and second connection block 151 a and 153 a are turned on.
  • a read command is inputted and carried out.
  • the sense amplifier 152 a is coupled to the first cell array 110 when the first connection block 151 a is activated and the second connection block 153 a is inactivated. Otherwise, when the second connection block 153 a is activated and the first connection block 151 a is inactivated, the sense amplifier 152 a is coupled to the second cell array 130 and disconnected to the first cell array 110 .
  • a word line corresponding to an inputted address is activated by a power supply voltage VDD or a high voltage VPP until the restore step.
  • the high voltage VPP is generally used because it is requested that the power supply voltage VDD becomes lower and an operating speed of the semiconductor memory device becomes faster.
  • a MOS transistor of the cell corresponding to the word line is turned on; and a data stored in a capacitor of the cell is delivered into the bit line BL.
  • the bit line BL precharged by the 1 ⁇ 2 core voltage is boosted up by a predetermined voltage level ⁇ V.
  • a voltage level of the bit line BL cannot be increased to the core voltage Vcore because a capacitance Cc of the capacitor is smaller than a parasitic capacitance Cb of the bit line BL.
  • a voltage level of the bit line BL is increased by the predetermined voltage level ⁇ V and the symbol ‘SN’ is also decreased to that voltage level, i.e., Vcore/2+ ⁇ V.
  • bit line bar /BL keeps a 1 ⁇ 2 core voltage level.
  • the first power supply signal SAP is supplied with the core voltage Vcore and the second power supply signal SAN is supplied with a ground GND.
  • the sense amplifier can amplify a voltage difference, i.e., a potential difference, between the bit line pair BL and /BL by using the first and the second power supply signals SAP and SAN.
  • a relatively high side between the bit line pair BL and /BL is amplified to the core voltage Vcore; and the other side, i.e., a relatively low side between the bit line pair BL and /BL, is amplified to the ground GND.
  • a voltage level of the bit line BL is higher than that of the bit line bar /BL. That is, after the bit line BL and the bit line bar /BL are amplified, the bit line BL is supplied with the core voltage Vcore and the bit line bar /BL is supplied with the ground GND.
  • the restore step the data outputted from the capacitor during the read step for boosting up the bit line BL by the predetermined voltage level ⁇ V is restored in the original capacitor. That is, the capacitor is re-charged.
  • the word line corresponding to the capacitor is inactivated.
  • the conventional semiconductor memory device carries out the precharge step again.
  • the first and the second power supply signals SAP and SAN are respectively supplied with 1 ⁇ 2 core voltage Vcore.
  • the precharge signal BLEQ is activated and inputted to the first and the second equalization blocks 154 a and 157 a and the precharge block 155 a .
  • the sense amplifier 152 a is coupled to the two neighbor cell arrays, e.g., 110 and 130 , by the first and the second connection blocks 151 a and 153 a.
  • the semiconductor memory device includes an internal voltage generator for generating a core voltage Vcore having a lower voltage level than the power supply voltage VDD and a high voltage VPP having a higher voltage level than the core voltage Vcore.
  • a requested operation speed can be achieved by implementing a nano-scale technology for manufacturing the semiconductor memory device through using above described manner for overcoming a decrease of the voltage level of the power supply voltage VDD without any other particular method.
  • the requested operation speed is achieved if the nano-scale technology is implemented based on from about 500 nm to about 100 nm.
  • the semiconductor memory device is more integrated. That is, as the nano-scale technology is upgraded, i.e., developed, a power consumption of a fabricated transistor included in the semiconductor memory device is reduced and, if the voltage level of the power supply voltage is not decreased, an operation speed of the fabricated transistor becomes faster.
  • a requested voltage level of the power supply voltage becomes lower, e.g., from about 2.0 V to about 1.5 V or so far as about 1.0 V.
  • the request about the power supply voltage cannot be achieved by only developing the nano-technology.
  • a voltage level of the power supply voltage inputted to the semiconductor memory device is lower than a predetermined voltage level, an operating margin of each transistor included in the semiconductor memory device is not sufficient; and, as a result, a requested operation speed is not satisfied and an operation reliability of the semiconductor memory device is not guaranteed.
  • the sense amplifier needs more time for stably amplifying a voltage difference between the bit line BL and the bit line bar /BL because a predetermined turned-on voltage, i.e., a threshold voltage, of the transistor is remained under a low power supply voltage.
  • each voltage level of the bit line BL and the bit line bar /BL is fluctuated, i.e., increased or decreased by a predetermined level on the 1 ⁇ 2 core voltage Vcore. That is, as the voltage level of the power supply voltage becomes lower, a little noise can seriously affect the operation reliability of the semiconductor memory device.
  • the semiconductor memory device As the semiconductor memory device is more integrated, a size of the transistor becomes smaller and a distance between a gate of the transistor and the bit line gets near more and more. As a result, a bleed current is generated.
  • the bleed current means a kind of leakage current between the gate of the transistor and the bit line because of a physical distance between the gate of the transistor and the bit line under a predetermined value.
  • FIG. 6 is a cross-sectional view describing a unit cell of the semiconductor memory device in order to show a cause of the bleed current.
  • the unit cell includes a substrate 10 , an device isolation layer 11 , source and drain regions 12 a and 12 b , a gate electrode 13 , a bit line 17 , a capacitor 14 to 16 and insulation layers 18 and 19 .
  • the symbol ‘A’ means a distance between the gate electrode 13 of the transistor and the bit line 17 .
  • the distance A between the gate electrode 13 of the transistor and the bit line 17 becomes shorter.
  • the bit line BL is supplied with the 1 ⁇ 2 core voltage and the gate electrode 13 , i.e., a word line, is supplied with the ground.
  • the semiconductor memory device includes a plurality of additional unit cells for substituting the unit cell where the bit line and the gate electrode are short-circuited. At this time, error cells are substituted with additional cells in word line basis.
  • a resistor is added between the gate electrode of the transistor and the bit line.
  • the resistor can reduce little amount of the bleed current, this is not effective and essential for reducing and protecting a flow of the bleed current.
  • an object of the present invention to provide a semiconductor memory device for efficiently operating with low voltage without any degradation of operation speed.
  • a semiconductor memory device including a first cell array including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, and a bit line sense amplifier for sensing and amplifying information stored in the unit cells.
  • a semiconductor memory device including a first and a second cell array, a bit line sense amplifier, a first and a second reference cell block, and a first and a second precharge block.
  • the first cell array includes a plurality of unit cell, each provided with a PMOS transistor and a capacitor, and a plurality of bit line pairs.
  • the first cell array transmits a data signal stored in a unit cell selected from the unit cells to one of a first bit line pair, wherein the first bit line pair is selected from the bit line pairs.
  • the bit line sense amplifier senses and amplifies a difference between the first bit line pair after the data signal is loaded at one of the first bit line pair.
  • the first reference cell block for transmits a reference signal to a first bit line bar when the data signal is loaded at the first bit line and for transmits the reference signal to the first bit line when the data signal is loaded at the first bit line bar.
  • the first precharge block equalizes the first bit line pair without supplying any precharge voltage at a precharge sector.
  • the second cell array includes a plurality of unit cells, each provided with a PMOS transistor and a capacitor, and a plurality of bit line pairs.
  • the second cell array transmits a data signal stored in a unit cell selected from the unit cells to one of a second bit line pair, wherein the second bit line pair is selected from the bit line pairs.
  • the second reference cell block ransmits a reference signal to a second bit line bar when the data signal is loaded at the second bit line and transmits the reference signal to the second bit line when the data signal is loaded at the second bit line bar.
  • the second precharge block equalizes the second bit line pair without supplying any precharge voltage at a precharge sector.
  • a method for driving a semiconductor memory device including a plurality of unit cells and a plurality of bit line pairs.
  • the method includes turning on a PMOS transistor included in a unit cell selected from the unit cells; transmitting a data signal stored in the unit cell to a corresponding bit line; and sensing and amplifying a difference between the bit line and a bit line bar corresponding to the bit line based on a low voltage which is lower than a ground voltage.
  • the method includes connecting a first bit line pair to a bit line sense amplifier and disconnecting a second bit line pair from the bit line sense amplifier; activating a PMOS transistor of a unit cell selected from the plurality of unit cells configured in the first cell array to thereby transmitting a data stored in the unit cell to a first bit line; transmitting a reference signal to a first bit line bar; and sensing and amplifying a difference between a first bit line pair provided with the first bit line and the first bit line bar based on a ground voltage and a low voltage.
  • the semiconductor memory device includes a first cell array including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, for transmitting a first data signal stored in a unit cell selected from the unit cells to a first bit line corresponding to the first data signal; a second cell array including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, for transmitting a second data signal stored in a unit cell selected from the unit cells to a second bit line corresponding to the second data signal; a bit line sense amplifier for sensing and amplifying a difference between the first bit line the second bit line; a reference cell block transmitting a reference signal to the second bit line when the data signal is loaded at the first bit line and for transmitting the reference signal to the first bit line when the data signal is loaded at the second bit line; and a precharge block for equalizing the first bit line and the second bit line without supplying the first and the second bit lines with any precharge
  • FIG. 1 is a block diagram describing a conventional semiconductor memory device
  • FIG. 2 is a block diagram depicting a detailed structure of a cell array shown in FIG. 1 ;
  • FIG. 3 is a block diagram describing a connection between each cell array and each sense amplifying block included in the cell area shown in FIG. 1 ;
  • FIG. 4 is a block diagram showing the sense amplifying block 150 shown in FIG. 2 ;
  • FIG. 5 is a waveform showing an operation of the conventional semiconductor memory device
  • FIG. 6 is a cross-sectional view describing a unit cell of the semiconductor memory device in order to show a cause of the bleed current
  • FIG. 7 is a block diagram showing a semiconductor memory device in accordance with an embodiment of the present invention.
  • FIG. 8 is a block diagram for depicting the semiconductor memory device shown in FIG. 7 in detail
  • FIG. 9 is a schematic circuit diagram depicting a sense amplifying block shown in FIG. 7 ;
  • FIG. 10 is a waveform showing an operation of the semiconductor memory device when the semiconductor memory device performs a read operation
  • FIG. 11 is a waveform showing an operation of the semiconductor memory device when the semiconductor memory device performs a write operation
  • FIG. 12 is a block diagram describing a semiconductor memory device in accordance with an embodiment of the present invention.
  • FIG. 13 is a schematic circuit diagrams depicting a reference cell block shown in FIG. 12 ;
  • FIG. 14 is a schematic circuit diagram showing a sense amplifying block shown in FIG. 12 .
  • FIG. 7 is a block diagram showing a semiconductor memory device in accordance with an embodiment of the present invention.
  • the semiconductor memory device includes a plurality of cell arrays, e.g., 300 a and 300 b , a plurality of sense amplifying blocks, e.g., 200 .
  • the semiconductor memory device further includes word line controllers, e.g., 500 a and 500 b , and reference cell blocks, e.g., 400 a and 400 b , corresponding to the cell arrays.
  • each cell array e.g., 300 a
  • each cell array includes a plurality of unit cells, e.g., 310 , each provided with a PMOS transistor and a capacitor.
  • the PMOS transistor included in each unit cell connected to a corresponding word line WL 0 and WL 1 , driven based on a low voltage VBB and a power supply voltage VDD.
  • the word line controller 500 a and 500 b determines a voltage transmitted to the word line WL 0 and WL 1 . That is, the word line controller transmits the low voltage VBB to a word line when an inputted row address corresponds to the word line; and transmits the power supply voltage VDD when the word line is not activated. As described, the word line is driven by the low voltage VBB because of the PMOS transistor included in the unit cells.
  • the PMOS transistor is turned on in response to a negative voltage and, therefore, has a possibility to lose a low data.
  • a word line connected to the PMOS transistor is driven by a low voltage whose voltage level is lower than a ground voltage by an absolute value of a threshold voltage level of the PMOS transistor. For example, if a threshold voltage is about 0.7V, the low voltage VBB becomes about ⁇ 0.7V. In actual case the PMOS transistor of about ⁇ 2.0V is used in order to guarantee a reliable operation of the PMOS transistor.
  • the PMOS transistor included in the cell arrays of the embodiment of the present invention can be implemented with a general MOS transistor which has carrier under a gate or a finFET.
  • the finFET includes a fin pattern connecting a drain and a source and a gate surrounding the fin pattern. The finFET performs operation reliably because a channel is formed on three sides of the fin pattern.
  • the sense amplifying block 200 for sensing and amplifying a data loaded at a bit line is shared by two neighboring cell arrays, e.g., 300 a and 300 b . Therefore, the sense amplifying block 200 includes connection units for selectively connecting the cell arrays and the sense amplifying block 200 .
  • Bit lines of the semiconductor memory device in accordance with an embodiment of the present invention are in a floating state during a precharge step because any precharge voltage is not supplied to the bit lines. Therefore, the reference cell block 400 a and 400 b transmits a reference voltage to the bit line bar /BL in order to correctly sense the data loaded at the bit line BL.
  • FIG. 8 is a block diagram for depicting the semiconductor memory device shown in FIG. 7 in detail.
  • the semiconductor memory device having a folded bit line structure receives a power supply voltage VDD and a ground voltage VSS for operating and includes a plurality of unit cells each having a PMOS transistor and a capacitor.
  • the semiconductor memory device includes a first cell array 300 a for storing data and for outputting a data signal to a bit line pair BL and /BL; a sense amplifying block 200 having a bit line sense amplifier 210 for sensing and amplifying the data signal loaded on one of the first bit line BL and the first bit line bar /BL by amplifying a potential difference between the first bit line BL and the first bit line bar /BL; and a first reference cell block 400 a for transferring a reference signal to the first bit line bar /BL when the data signal is outputted to the first bit line BL or to the first bit line BL when the data signal is outputted to the first bit line bar /BL.
  • the first reference cell block 400 a includes a reference capacitor Top_RC whose one terminal is coupled to a reference power supply terminal Top_RPL; a first reference switching PMOS transistor Top_PM 1 for connecting the other terminal of the reference capacitor Top_RC to the first bit line BL when a data signal is delivered to the first bit line bar /BL; and a second reference switching PMOS transistor Top_PM 2 for connecting the other terminal of the reference capacitor Top_RC to the first bit line bar /BL when a data signal is delivered to the first bit line BL.
  • a capacitance of the reference capacitor Top_RC is substantially same with that of a unit cell capacitor, e.g., Cap 1 , included in the first cell array 300 a .
  • a voltage level at the reference power supply terminal Top_RPL is one of the ground voltage VSS, a half of the power supply voltage VDD and the power supply voltage VDD.
  • the number of reference capacitors included in the first reference cell block 400 a corresponds to the number of bit line pairs included in a corresponding cell array, i.e., the first cell array 300 a . For instance, if the first cell array 300 a includes 256 bit line pairs, the first reference cell block 400 a includes 256 reference capacitors. Each reference capacitor is coupled to one of a corresponding bit line pair which carries no data signal to thereby deliver a reference signal stored in the reference capacitor to the coupled bit line.
  • FIG. 9 is a schematic circuit diagram depicting a sense amplifying block shown in FIG. 7 .
  • the sense amplifying block 200 includes a bit line sense amplifier 210 , a first and a second precharge units 220 a and 220 b , a first and a second auxiliary bit line sense amplifiers 230 a and 230 b , a data input/output unit 240 , and a first and a second connection units 250 a and 250 b.
  • the first precharge unit 220 a equalizes a potential difference between the first bit line pair BL and /BL coupled to the first cell array 300 a at a precharge operation. That is, the first precharge unit 220 a floats the first bit line bit line pair BL and /BL not providing a precharge voltage to the first bit line bit line pair BL and /BL at the precharge operation.
  • the first precharge unit 220 a includes a first PMOS transistor Tp 1 for connecting the first bit line BL to the first bit line bar /BL at the precharge operation.
  • the first connection unit 250 a connected between the bit line sense amplifier 210 and the first precharge unit 220 a connects/disconnects the first bit line pair BL and /BL included in the first cell array 300 a to/from the bit line sense amplifier 210 .
  • the first connection unit 250 a includes a second PMOS transistor TBH 1 for connecting the bit line BL to the bit line sense amplifier 210 in response to a first connection control signal BISH; and a third PMOS transistor TBH 2 for connecting the bit line bar /BL to the bit line sense amplifier 210 in response to the first connection control signal BISH.
  • the first auxiliary bit line sense amplifier 230 a amplifies and maintains a voltage level of one of the first bit line BL and the first bit line bar /BL included between the first cell array 300 a and the first connection unit 250 a , which has a smaller voltage level than the other, as a voltage level of the ground voltage VSS.
  • a signal BLPD_H inputted to the first auxiliary bit line sense amplifier 230 a has a voltage level of the ground voltage VSS while the bit line sense amplifier is operated.
  • the first auxiliary bit line sense amplifier 230 a includes a first auxiliary MOS transistor TSB 1 and a second auxiliary MOS transistor TSB 2 .
  • One terminal of the first auxiliary MOS transistor TSB 1 receives the signal BLPD_H which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the first bit line BL connected between the first cell array 300 a and the first connection unit 250 a .
  • a gate of the first auxiliary MOS transistor TSB 1 is coupled to the first bit line bar /BL connected between the first cell array 300 a and the first connection unit 250 a .
  • one terminal of the second auxiliary MOS transistor TSB 2 receives the signal BLPD_H which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the first bit line bar /BL connected between the first cell array 300 a and the first connection unit 250 a .
  • a gate of the second auxiliary MOS transistor TSB 2 is coupled to the first bit line BL connected between the first cell array 300 a and the first connection unit 250 a.
  • a cell array has a folded structure and also has a shared structure, i.e., a bit line sense amplifier is commonly coupled two neighboring cell arrays. Therefore, the semiconductor memory device further includes a second cell array 300 b coupled to the other side of the bit line sense amplifier 210 ; and a second reference cell block 400 b.
  • the second cell array 300 b stores data and outputs a data signal to a selected second bit line Bot_BL or a second bit line bar /Bot_BL.
  • the semiconductor memory device further includes a second reference cell block 400 b for transferring a reference signal to the second bit line bar /Bot_BL when the data signal is outputted to the second bit line Bot_BL or to the second bit line Bot_BL when the data signal is outputted to the second bit line bar /Bot_BL.
  • the sense amplifying unit 200 further includes the second precharge unit 220 b , the second auxiliary bit line sense amplifier 230 b , and the second connection unit 250 b for connecting/disconnecting the second cell array 300 b to/from bit line sense amplifier 210 .
  • the second precharge unit 220 b equalizes a potential difference between the second bit line Bot_BL and the second bit line bar /Bot_BL included in the second cell array 300 b at the precharge operation. That is, the second precharge unit 220 b floats the second bit line Bot_BL and the second bit line bar /Bot_BL not proving a precharge voltage to the second bit line Bot_BL and the second bit line bar /Bot_BL at the precharge operation.
  • the second precharge unit 220 b includes a fourth PMOS transistor Tp 2 for connecting the second bit line Bot_BL to the second bit line bar /Bot_BL at the precharge operation.
  • the second auxiliary bit line sense amplifier 230 b connected between the second cell array 300 b and the bit line sense amplifier 210 amplifies and maintains a voltage level of one of the second bit line Bot_BL and the second bit line bar /Bot_BL included between the second cell array 300 b and the second connection unit 250 b , which has a smaller voltage level than the other, as a voltage level of the ground voltage VSS.
  • the second auxiliary bit line sense amplifier 230 b includes a first auxiliary NMOS transistor TSB 3 and a second auxiliary NMOS transistor TSB 4 .
  • One terminal of the first auxiliary NMOS transistor TSB 3 receives a signal BLPD_L which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the second bit line Bot_BL connected between the second cell array 300 b and the second connection unit 250 b .
  • a gate of the first auxiliary NMOS transistor TSB 3 is coupled to the second bit line bar /Bot_BL connected between the second cell array 300 b and the second connection unit 250 b .
  • one terminal of the second auxiliary NMOS transistor TSB 4 receives the signal BLPD_L which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the second bit line bar /Bot_BL connected between the second cell array 300 b and the second connection unit 250 b .
  • a gate of the second auxiliary NMOS transistor TSB 4 is coupled to the second bit line Bot_BL connected between the second cell array 300 b and the second connection unit 250 b.
  • the bit line sense amplifier 210 includes a first and a second sense amplifying PMOS transistors TS 1 and TS 2 and a first and a second sense amplifying NMOS transistors TS 3 and TS 4 .
  • a gate of the first sense amplifying PMOS transistor TS 1 is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b .
  • One terminal of the first sense amplifying PMOS transistor TS 1 receives the power supply voltage VDD and the other terminal is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b.
  • a gate of the second sense amplifying PMOS transistor TS 2 is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b .
  • One terminal of the second sense amplifying PMOS transistor TS 2 receives the power supply voltage VDD and the other terminal is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b.
  • a gate of the first sense amplifying NMOS transistor TS 3 is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b .
  • One terminal of the first sense amplifying NMOS transistor TS 3 receives a first low voltage VBB and the other terminal is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b.
  • a gate of the second sense amplifying NMOS transistor TS 4 is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b .
  • One terminal of the second sense amplifying NMOS transistor TS 4 receives the first low voltage VBB and the other terminal is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b.
  • the first low voltage VBB has a lower voltage level than the ground voltage VSS having a voltage level of about ⁇ 0.5V.
  • the bit line sense amplifier 210 performs a sensing and amplifying operation by using the first low voltage VBB and the power supply voltage VDD.
  • a PMOS transistor included in a unit cell e.g., TC 1
  • a second low voltage VBBW which is lower than the first low voltage VBB having a voltage level of about ⁇ 2.0V.
  • a selected unit cell included in the first cell array 300 a is activated by turning on a PMOS transistor included in the selected unit cell by using the second low voltage VBBW and the selected unit cell is inactivated by turning off the PMOS transistor by using the power supply voltage VDD.
  • the semiconductor memory device further includes a data input/output unit 240 for outputting a data sensed and amplified by the bit line sense amplifier 210 through a data line (LDB, LDBB) and for delivering a data inputted from the data line to the bit line sense amplifier 210 .
  • a data input/output unit 240 for outputting a data sensed and amplified by the bit line sense amplifier 210 through a data line (LDB, LDBB) and for delivering a data inputted from the data line to the bit line sense amplifier 210 .
  • the data input/output unit 240 includes a first and a second input/output MOS transistors TO 1 and T 02 .
  • a gate of the first input/output MOS transistor TO 1 receives an input/output control signal.
  • One terminal of the first input/output MOS transistor TO 1 is connected to the first and the second bit lines BL and Bot_BL and the other terminal of the first input/output MOS transistor TO 1 is coupled to a first data line LDB.
  • a gate of the second input/output MOS transistor T 02 receives the input/output control signal; and one terminal of the second input/output MOS transistor T 02 is connected to the first and the second bit line bars /BL and /Bot_BL and the other terminal of the second input/output MOS transistor T 02 is coupled to a second data line LDBB.
  • FIGS. 10 and 11 are waveforms respectively showing a read and a write operation of the semiconductor memory device.
  • each of the unit cells in accordance with the embodiment of the present invention is implemented with a PMOS transistor and a capacitor. Therefore, the low voltage VBB, e.g., 2 V, is used for activating a word line and the power supply voltage VDD is used for deactivating the word line.
  • VBB low voltage
  • VDD power supply voltage
  • connection units 250 a and 250 b and the precharge units 220 a and 220 b are provided with PMOS transistors.
  • the PMOS transistors included in the connection units 250 a and 250 b and the precharge units 220 a and 220 b can be configured in an N-well provided for unit cells.
  • the semiconductor memory device floats a bit line and a bit line bar without providing a precharge voltage to the bit line and the bit line bar at the precharge operation.
  • a reference cell bock is included.
  • the bit line sense amplifier performs a sensing and amplifying operation by using the power supply voltage VDD and the low voltage VBB which is lower than the ground voltage GND. If a voltage level of the power supply voltage is more decreased, it is possible that an absolute quantity of the power supply voltage VDD is equal to that of the low voltage VBB. In this case, a precharge voltage level of a bit line is maintained as the ground voltage VSS if voltage levels of two bit lines are maintained same after a sensing operation of the bit line sense amplifier.
  • the semiconductor memory device includes an auxiliary bit line sense amplifier for maintaining a voltage level of a neighboring bit line pair as a half of VDD by using a reference cell block and a precharge unit when the bit line sense amplifier is operated for a data access.
  • a data access operation of the semiconductor memory device can be classified into four steps: a precharge step, a read/write step, a sense step, and a restore step.
  • precharge signals BLEQ_H and BLEQ_L are activated and, thus, voltage levels of the first bit line BL and the first bit line bar /BL are equalized and voltage levels of a first bit line Top_BL and a first bit line bar /Top_BL are also equalized.
  • bit line pairs BL and /BL, SA_BL and SA_/BL and Bot_BL and /Bot_BL are floated (to).
  • the first and the second connection units 250 a and 250 b are turned on.
  • the bit line pairs BL and /BL, SA_BL and SA_/BL and Bot_BL and /Bot_BL keep a voltage level of about half of the power supply voltage VDD at the precharge step by using enabled precharge units 220 a and 220 b right after a read/write operation is performed. That is, after a sensing and amplifying operation is performed by the bit line sense amplifier, one of a bit line pair has a voltage level of the power supply voltage VDD and the other has a voltage level of the ground voltage GND. Thereafter, since a particular precharge voltage is not provided, the bit line voltage level of half of the power supply voltage VDD is decreased if a period of the precharge step is longer. If the precharge step is more continuously performed not entering the read step, the voltage level of the bit line pairs BL and /BL and SA_BL and SA_/BL is decreased to the ground voltage GND.
  • a precharge voltage of a floated bit line has a variable voltage level between the half of the power supply voltage VDD and the ground voltage GND.
  • a timing of performing the read step determines the precharge voltage of the floated bit line.
  • a single word line is selected by decoding an inputted address.
  • the second low voltage VBBW of about ⁇ 2.0V is inputted to the selected word line.
  • the absolute value of the second low voltage VBBW is greater than that of the threshold voltage of the PMOS transistor included in unit cells.
  • All the MOS transistors corresponding to the selected word line are turned on and a data stored in a capacitor is transferred to the bit line BL through a turned-on MOS transistor.
  • bit lines BL and SA_BL which have a voltage level between the half of the power supply voltage VDD and the ground voltage GND as above-mentioned, are increased by an amount of a signal level of the data.
  • a reference signal is inputted to the bit lines /BL and SA_/BL which have no data signal.
  • a reference word line /Top_RWL having no data signal is activated as the second low voltage VBBW and, thus, the second reference MOS transistor Top_PM 2 is turned on. Accordingly, the reference signal stored in the reference capacitor Top_RC is transferred to the bit lines /BL and SA_/BL and, thus, voltage levels of the bit lines /BL and SA_/BL are increased by an amount of a predetermined voltage level.
  • voltage levels of the bit lines /BL and SA_/BL is decreased from the half of the power supply voltage before the input of the reference signal and, then, voltage levels of the bit lines /BL and SA_/BL are increased by an amount of a signal level of the reference signal.
  • a capacitance of the reference capacitor Top_RC is substantially same to that of a unit cell capacitor Cap.
  • a charge amount of the reference capacitor Top_RC which stores the reference signal is half of a charge amount of the unit cell capacitor Cap which stores the data ‘1’. That is, reference power supply terminals, i.e., Half VDD, Top_RPL and Bot_RPL, receive a voltage level of VDD/2, a charge amount of the reference capacitor Top_RC which stores the reference signal is half of a charge amount of the unit cell capacitor Cap which stores the data ‘1’.
  • a voltage level supplied by the reference power supply terminals Top_RPL and Bot_RPL is same to a voltage level of a plate voltage PL of a unit cell capacitor included in a cell array.
  • the voltage level can have a voltage level of VDD, VDD/2 or GND.
  • a voltage level which is same to the plate voltage PL is supplied to a reference signal power supply terminal VCP so that the reference signal can have a half signal level of the data signal.
  • a signal level increased of the bit line bar /BL which receives the reference signal is half of that of the bit line BL which receives the data signal.
  • the bit lines BL and /BL have a voltage level of about 0.5V at an initial state of the precharge step. Thereafter, as the precharge step is continued, a voltage level of the bit lines BL and /BL is decreased to about 0.3V.
  • the precharge signal BLEQ_H is inputted as an activated state of the low voltage VBB in order to enable the first precharge unit 220 a during the precharge step and is inputted as an inactivated state of the power supply voltage in order to disable the first precharge unit 220 a during the read, sense and restore steps.
  • a first sense amplifier power supply terminal SAP of the bit line sense amplifier 210 receives the power supply voltage VDD and a second sense amplifier power supply terminal SAN receives the low voltage VBB.
  • the bit line sense amplifier 210 sense a voltage difference between the bit lines BL and /BL to thereby amplify a voltage level of a bit line having a higher voltage level, i.e., the bit line BL, to a voltage level of a high voltage VPP and amplify a voltage level of the bit line bar /BL to the ground voltage GND (t 2 ).
  • the bit line sense amplifier 210 performs the amplifying operation by using the high voltage VPP and the low voltage VBB, the amplifying operation can be performed at a high speed in comparison with using the power supply voltage VDD and the ground voltage GND.
  • a voltage level of the bit line SA_/BL included between the bit line sense amplifier 210 and the second connection unit 250 b is amplified to the negative low voltage VBB; however, the bit line /BL included between the first cell array 300 a and the first connection unit 250 a is amplified to the ground voltage GND. Since the first connection control signal BISH inputted to each gate of the second and the third PMOS transistors TSH 1 and TSH 2 included in the first connection unit 250 a has a voltage level of a low voltage VBB_H, even though the bit line SA_/BL coupled to the bit line sense amplifier 210 is amplified to the low voltage, the bit line /BL coupled to the first cell array 300 a is amplified to the ground voltage which is higher than the low voltage.
  • the second connection unit 250 b performs a clamping operation so that a low voltage level is not transferred to the second cell array 300 b even though the bit line sense amplifier 210 amplifies the bit line SA_/BL to the low voltage VBB. Also, since a parasitic capacitance is relatively smaller than a sub-threshold voltage of the second and the third PMOS transistors TSH 1 and TSH 2 included in the first connection unit 250 a , the bit line /BL coupled to a cell array can keep a voltage level of the ground voltage GND during the sensing and amplifying operation of the bit line sense amplifier 210 and the restore step.
  • bit lines BL and /BL coupled to a cell array can keep a voltage level of the ground voltage by preventing the low voltage VBB amplified by the bit line sense amplifier 210 from being transferred to the bit lines BL and /BL, a voltage variation of a bit line is prevented and, thus, an operational speed of the bit line sense amplifier 210 can be improved and a power consumption due to a voltage variation of a bit line coupled to a cell array can be reduced.
  • the first and the second connection units 250 a and 250 b are provided not only for controlling the connection between the bit line sense amplifier 210 and a cell array but also for preventing a low voltage VBB_H from being transferred to the bit lines BL, /BL, Top_BL and /Top_BL included in a cell array.
  • the first and the second connection units 250 a and 250 b are not enough for stably maintaining a voltage level of the bit lines BL and /BL included in a cell array as the ground voltage GND. Therefore, the first and the second auxiliary bit line sense amplifier 230 a and 230 b are provided for maintaining a voltage level of the bit lines BL and /BL included in a cell array as the ground voltage GND even though the bit lines SA_BL and SA_/BL coupled to the bit lines sense amplifier 210 are amplified to the negative low voltage VBB_H.
  • the auxiliary bit line sense amplifier e.g., 230 a , amplifies and maintains one of the bit lines BL and /BL included in the first cell array 300 a , which has a lower voltage level than the other, as the ground voltage level while the bit line sense amplifier 210 performs the sensing and amplifying operation.
  • the bit line sense amplifier 210 amplifies a voltage level of the bit line SA_BL to the power supply voltage VDD and amplifies a voltage level of the bit line SA_/BL to the low voltage VBB, the bit line BL keeps a voltage level of the power supply voltage and the bit line bar /BL keeps a voltage level of the ground voltage GND.
  • the auxiliary bit line sense amplifier 230 a decreases a voltage level of the bit line bar /BL to the ground voltage GND when a voltage level of the bit line bar /BL is higher than the ground voltage GND and increases a voltage level of the bit line bar /BL to the ground voltage GND when a voltage level of the bit line bar /BL is lower than the ground voltage GND.
  • the signals BLPD_H and BLPD_L respectively inputted to the first and the second auxiliary bit line sense amplifiers 230 a and 230 b are activated as the ground voltage during an activation period of the bit line sense amplifier 210 (t 2 , t 3 , t 4 ).
  • gates of two MOS transistors included in the auxiliary bit line sense amplifier e.g., TSB 1 and TSB 2 , are cross-coupled to the bit lines BL and /BL and each one terminal of the MOS transistors receives the ground voltage to thereby maintain a voltage level of a lower bit line to the ground voltage.
  • each unit pixel included in cell arrays is implemented with a NMOS transistor and a capacitor and a sense amplifier amplifies a bit line pair as a power supply voltage VDD and a low voltage VBB, the NMOS transistor may be turned on in response to the low voltage VBB loaded at the bit line. Therefore, a data corresponding to unselected word line is lost. Thus, it is prevented the low voltage VBB from being transmitted to the bit line configured in cell array.
  • the unit cell in accordance with the embodiment of the present invention includes a PMOS transistor. Therefore, the PMOS transistor is not turned on even though the low voltage VBB amplified by the sense amplifier is transmitted to the cell array. Because of the reason, the bit line is not required to be classified into a bit line configured in cell arrays and a bit line amplified by the sense amplifier.
  • the semiconductor memory device in accordance with an embodiment of the present invention only amplifies the bit line configured in sense amplifying block as the low voltage VBB. Therefore, the amount of power consumption is dramatically reduced.
  • each connection control signal inputted to the first and the second connection unit 250 a and 250 b has two voltage levels: one is a low voltage VBB_L having a negative voltage level whose absolute quantity is larger than a threshold voltage of a PMOS transistor included in the first and the second connection units 250 a and 250 b and the other is a low voltage VBB H having a negative voltage level whose absolute quantity is equal to the threshold voltage of a PMOS transistor included in the first and the second connection units 250 a and 250 b.
  • the first and the second connection control signals BISH and BISL are inputted as the low voltage VBB_H for equalizing voltage levels of a bit line pair included in the first and the second cell arrays 300 a 300 b , e.g., the bit line pair BL and /BL, during the precharge step.
  • the second connection control signal BISL is provided as the power supply voltage VDD to disable the second connection unit 250 b and the first connection control signal BISH is activated having a voltage level of the low voltage VBB_L to enable the first connection unit 250 a .
  • the activated first connection control signal BISH is provided as the low voltage VBB_H.
  • the relatively lower low voltage VBB_L is used for more reliable isolation between the bit line sense amplifier and a bit line coupled to a cell array and, then, the relatively higher low voltage VBB_H is used for the isolation between the bit line sense amplifier and the bit line coupled to the cell array.
  • the bit line sense amplifier to perform the sensing and amplifying operation more quickly by using the low voltage VBB_H when the bit line sense amplifier mainly performs the sensing and amplifying operation.
  • an input/output control signal Y 1 is activated for a predetermined time. Then, in response to the input/output control signal Y 1 , a data signal latched by the bit line sense amplifier 210 is outputted to the first local data line pair SIO and SIOB (t 3 ).
  • the data signal is restored to an original unit cell by using the data signal latched by the bit line sense amplifier 210 (t 4 ).
  • a word line WL is inactivated as the power supply voltage VDD, and the first and the second sense amplifier power supply terminals SAP and SAN are respectively supplied with the ground voltage GND and a half of the power supply voltage VDD so that the bit line sense amplifier 210 is disabled.
  • a voltage level of a bit line, i.e., SA_/BL, amplified to the ground voltage by the bit line sense amplifier 210 is increased to predetermined voltage level during transferring a data amplified by the bit line sense amplifier 210 . Accordingly, an enough time for the restore time should be provided for the increased voltage level of the bit line /BL to be decreased to the ground voltage. Otherwise, a wrong data can be restored to the original unit cell; particularly, if an original data is ‘0’, the original data is restored as ‘1’.
  • a period of the restore step (t 4 ) should be long according to the prior art.
  • bit line SA_BL is amplified to the low voltage VBB which is lower than the ground voltage GND, even though a current is flown to the bit line /BL coupled to the bit line sense amplifier by the first local data line pair SIO and SIOB, a voltage level of the bit line /BL coupled to the bit line sense amplifier is not increased because the flown current is compensated by the bit line having the low voltage VBB. Even though the voltage level of the bit line /BL is increased, the voltage level of the bit line /BL is not higher than a voltage level of the ground voltage GND at least. Accordingly, the period of the restore step (t 4 ) can be decreased in comparison with the prior art.
  • the bit lines BL and /BL have a same voltage level and are floated.
  • the first and the second connection signals BISH and BISL are provided as the low voltage VBB_H and, thus, all of the bit lines BL, SA_BL, Bot_BL, /BL, SA_/BL and /Bot_BL are connected (t 5 ).
  • the bit lines BL and /BL keep a voltage level of a half of the power supply voltage; however, the voltage level of the bit lines BL and /BL is decreased as time passes because the bit lines BL and /BL are floated not receiving a particular precharge voltage.
  • the second reference cell block 400 b and the second precharge unit 220 b are enabled so that a voltage level of the second bit line Bot_BL and the second bit line bar /Bot_BL is maintained as a precharge voltage.
  • the bit line pair is floated not being supplied with a special precharge voltage. Therefore, there is no particular precharge voltage which all of the bit lines keep at the precharge step.
  • the precharge voltage means a half of the power supply voltage which a bit line pair keeps when the bit line pair has a same voltage level after one of the bit line pair has a voltage level of the power supply voltage and the other has a voltage level of the ground voltage after performing a data read or write operation. That is, while the bit line sense amplifier 210 accesses a data of a unit cell, a voltage level of a bit line pair which shares the bit line sense amplifier 210 and is not connected to the bit line sense amplifier 210 is maintained as the half of the power supply voltage by using a corresponding precharge unit and a reference cell block. This operation of the reference block is shown in FIG. 11 .
  • MOS transistors which receive the first or the second connection control signals BISL or BISH are provided between the power supply terminal SAP and the inactivated cell array, and even though the MOS transistors are turned off, a sub-current still flows and the bit line included in the inactivated cell array is rapidly decreased due to a leakage current of the sub-current. If a size of the MOS transistor is larger, the above-mentioned problem becomes more serious.
  • a semiconductor memory device keeps a precharge voltage as VDD/2.
  • the bit line sense amplifier senses and amplifies a voltage difference between a bit line pair coupled to one side of the bit line amplifier for a data accessing
  • the other bit line pair which does not serve to access a data and is coupled to the other side of the bit line sense amplifier keeps a precharge voltage level of VDD/2.
  • the precharge voltage level is decreased due to a voltage difference between the precharge voltage and a ground voltage supply terminal of a bit line.
  • the precharge voltage is maintained as a VDD/2, a data access operation can be performed more effectively since the precharge voltage level of VDD/2 is the most effective for sensing a high-level data and a low-level data.
  • the semiconductor memory device in accordance with the present invention maintains a voltage level of a bit line pair which neighbors with a bit line pair served for a data access as the VDD/2 by using a reference cell block and a precharge unit, all of bit line pairs which neighbor with the data accessing bit line pair can keep a voltage level of VDD/2. Accordingly, a precharge voltage can be secured no generating a particular control signal.
  • a capacitor of a selected unit cell is discharged. Accordingly, a voltage level of the first bit line BL receiving a data signal is not changed at the read step after the precharge step (t 2 ). That is, a voltage level of the first bit line BL keeps a voltage level of the ground voltage.
  • a voltage level of the first bit line bar /BL is increased by a predetermined voltage level.
  • an amount of the voltage increase of the first bit line bar /BL is determined by a charge quantity corresponding to the reference signal, i.e., a charge quantity stored in the reference capacitor Top_RC.
  • the bit line sense amplifier 210 senses the voltage difference between the first bit line BL and the first bit line bar /BL and amplifies a voltage level of the bit line BL and a voltage level of the first bit line bar /BL to the low voltage VBB and to the power supply voltage VDD respectively, then, the bit line sense amplifier 210 latches the amplified voltage levels.
  • a voltage level of the first bit line BL included in the first cell array 300 a is maintained as the ground voltage by the first connection unit 250 a.
  • the write operation is very similar to the read operation. While a data signal sensed and amplified by the bit line sense amplifier 210 is outputted to the first local data line LDB and LDBB during t 3 at the read operation, a data signal inputted according to a write command is transferred to the write driver unit through the input/output pad and the data input/output buffer at the write operation. Then, the data signal outputted from the write driver unit is delivered to the bit line sense amplifier 210 through the first and the second local data lines.
  • bit line sense amplifier 210 replaces a previously latched data signal with the delivered data signal, and the newly latched data signal is stored to a unit cell at the restore step (t 4 ).
  • the bit line sense amplifier 210 also performs a sensing and amplifying operation by using the power supply voltage VDD and the low voltage VBB at the write operation.
  • FIG. 12 is a block diagram describing a semiconductor memory device in accordance with an embodiment of the present invention.
  • the semiconductor memory device employs an open bit line structure which a bit line pair is configured neighboring two cell arrays.
  • a bit line BLn is configured in a first cell array 300 a and a bit line bar /BLn is configured in a second cell array 300 b .
  • a reference signal is loaded at the other of the bit line pair.
  • a sense amplifier performs sensing and amplifying operation the difference between the bit line pair.
  • FIGS. 13 and 14 are schematic circuit diagrams respectively depicting a reference cell block and a sense amplifying block shown in FIG. 12 .
  • the operation of the semiconductor memory device employing the open bit line structure is substantially same with that of the semiconductor memory device employing the folded bit line structure. Therefore, detailed description about the operation of the semiconductor memory device shown in FIGS. 12 to 14 is omitted.
  • the semiconductor memory device in accordance with an embodiment of the present invention includes PMOS transistor in unit cells and in reference blocks and precharge blocks included in sense amplifying block. Therefore, the semiconductor memory device reduces an amount of leakage current occurring to the unit cell and it is possible to form the unit cell, the reference block, and the precharge block in a single N-well. Moreover, the semiconductor memory device efficiently operates with low voltage without any degradation of operation speed.

Abstract

A semiconductor memory device includes a first cell array including a plurality of unit cells and a bit line sense amplifying unit for sensing and amplifying data signals stored in the unit cells. Each unit cell is provided with a PMOS transistor and a capacitor. Therefore, the semiconductor memory device efficiently operates with low voltage without any degradation of operation speed.

Description

    FIELD OF THE INVENTION
  • The present invention relates to a semiconductor memory device; and, more particularly, to a semiconductor memory device for efficiently operating under a low power supply voltage condition.
  • DESCRIPTION OF RELATED ARTS
  • FIG. 1 is a block diagram describing a conventional semiconductor memory device.
  • As shown, the conventional semiconductor memory device includes a row address decoder 20, a column address decoder 30, a cell area 100 and a data input/output block 40.
  • The cell area 100 includes a plurality of cell arrays, e.g., 110, 120, 130 and 140 and a plurality of sense amplifying blocks, e.g., 150 and 160. The row address decoder 20 receiving a row address decodes the row address in order to access a data stored in the cell area 100. The column address decoder 30 receiving a column address decodes the column address in order to access the data stored in the cell area 100. The data input/output block 40 is for outputting a data stored in the cell area 100 or transmitting data inputted through a data pad/pin into the cell area 100.
  • That is, during a read operation, the data accessed in response to the row address and the column address is outputted to the data input/output block 40. On the contrary, under a write operation, a data inputted from an external circuit is stored in a unit cell corresponding to the row address and the column address through the data input/output block 40.
  • In detail, each cell array, e.g., 110, included in the cell area 100 includes a plurality of unit cells, each for storing a data. Each sense amplifying block, e.g., 150, is for sensing and amplifying data outputted from each cell array, e.g., 110.
  • FIG. 2 is a block diagram depicting a detailed structure of the cell array 110 shown in FIG. 1.
  • As shown, a first cell array 110 includes a plurality of bit line pairs, e.g., BL and /BL, a plurality of cells, e.g., CELL1, CELL2 and CELL3, and a plurality of word lines, e.g., WL0 to WL5. Herein, each cell is constituted with one capacitor and one transistor. For instance, a first cell CELL1 includes a first capacitor C0 coupled to a plate line PL and a first MOS transistor M0 having a gate coupled to a first word line WL0. The first MOS transistor M0 is coupled between the first capacitor C0 and a bit line BL for connecting or disconnecting the first capacitor C0 to a bit line BL in response to a word line WL0.
  • Also, the first cell CELL1 and a second cell CELL2 respectively coupled to the first word line WL0 and a second word line WL1 and neighbored with each other are commonly connected to the bit line BL. The bit line pair BL and /BL is coupled to a sense amplifier 152 a included in the sense amplifying block 150.
  • FIG. 3 is a block diagram describing a connection between each cell array and each sense amplifying block included in the cell area 100 shown in FIG. 1.
  • Particularly, the conventional semiconductor memory device has a shared bit line sense amplifier structure. Herein, the shared bit line sense amplifier structure means that two neighbor cell arrays are coupled to one sense amplifying block.
  • As shown, there are a plurality of cell arrays 110, 130 and 180 and a plurality of sense amplifying blocks 150 and 170. The first sense amplifying block 150 is coupled to the first cell array 110 and the second cell array 130; and the second sense amplifying block 170 is coupled to the second cell array 130 and the fifth cell array 180.
  • If one cell array is coupled to one sense amplifying block, the sense amplifying block includes a plurality of sense amplifiers each corresponding to each bit line pair included in the cell array. That is, the number of the sense amplifiers included in the sense amplifying block is same to the number of bit lines included in the cell array. However, referring to FIG. 3, since two cell arrays share one sense amplifying block in common under the shared bit line sense amplifier structure, the sense amplifying block has a number of sense amplifiers each corresponding to each two bit line pairs. That is, the number of the sense amplifiers included in the sense amplifying block can be decreased by half.
  • Under the shared bit line sense amplifier structure for implementing a higher integrated circuit, the sense amplifying block, e.g., 150, further includes a first connection block 151 and a second connection block 153. Since the first sense amplifying block 150 is commonly coupled to two neighbor cell arrays 110 and 130, there should be control for connecting or disconnecting the first sense amplifying block 150 to one of the two neighbor cell arrays 110 and 130. Each of the first and the second connection blocks 151 and 153 has a plurality of switching units, e.g., transistors. The plurality of transistors, e.g., MN1 to MN4, in the first connection block 151 is turned on or off based on a first connection control signal BISH1; and the plurality of transistors, e.g., MN5 to MN8, in the second connection block 153 is turned on or off based on a second connection control signal BISL1.
  • For instance, if the first connection control signal BISH1 is activated, all transistors included in the first connection block 151 is turned on, that is, the first cell array 110 is coupled to the sense amplifier block 152 of the first sense amplifying block 150. Otherwise, if the second connection control signal BISL1 is activated, all transistors included in the second connection block 153 is turned on, that is, the second cell array 130 is coupled to the sense amplifier block 152 of the first sense amplifying block 150.
  • Likewise, another sense amplifying block 170 includes a plurality of sense amplifiers and two connection blocks controlled in response to other connection control signals BISH2 and BISL2 for connecting or disconnecting a sense amplifier block of the sense amplifying block 170 to one of the two neighbor cell arrays 130 and 180.
  • Moreover, each sense amplifying block, e.g., 150, further includes a precharge block and a data output block except for connection blocks and sense amplifiers.
  • FIG. 4 is a block diagram showing the sense amplifying block 150 shown in FIG. 2.
  • As shown, the sense amplifying block 150 includes a sense amplifier 152 a, a precharge block 155 a, first and second equalization blocks 154 a and 157 a and a data output block 156 a.
  • The sense amplifier 152 a receives power supply signals SAP and SAN for amplifying a potential difference between the bit line pair BL and /BL. Enabled by a precharge signal BLEQ when the sense amplifier 152 a is not activated, the precharge block 155 a precharges the bit line pair BL and /BL as a bit line precharge voltage VBLP. In response to the precharge signal BLEQ, the first equalization block 154 a makes a voltage level of the bit line BL same with a voltage level of the bit line bar /BL. Similar to the first equalization block 154 a, the second equalization block 157 a is also used for making a voltage level of the bit line BL be same to a voltage level of the bit line bar /BL. Lastly, the data output block 156 a outputs a data amplified by the sense amplifier 152 a to the local data bus pair LDB and LDBB based on a column control signal YI generated from a column address.
  • Herein, the sense amplifying block 150 further includes two connection blocks 151 a and 153 a each for connecting or disconnecting the sense amplifier 152 a to one of neighbor cell arrays respectively based on connection control signals BISH and BISL.
  • FIG. 5 is a waveform showing an operation of the conventional semiconductor memory device.
  • Hereinafter, referring to FIGS. 1 to 5, the operation of the conventional semiconductor memory device is described in detail.
  • As shown, the read operation of the conventional semiconductor memory device can be split into four steps: a precharge step, a read step, a sense step and a restore step. Likewise, the write operation is very similar to the read operation. However, the write operation includes a write step instead of the read step in the read operation. That is, a sensed and amplified data is not outputted, instead, an inputted data from an external circuit is latched in the sense amplifier during the sense step.
  • Hereinafter, it is assumed that a capacitor of a cell is charged, i.e., stores a logic high data “1”. Herein, a symbol ‘SN’ means a potential level charged in the capacitor of the cell. Also, one of two connection blocks in the sense amplifying block is activated and the other is inactivated. As a result, the sense amplifying block is coupled to one of two neighbor cell arrays.
  • In the precharge step, the bit line pair BL and /BL is precharged by the bit line precharge voltage VBLP. At this time, all word lines are inactivated. Generally, the bit line precharge voltage VBLP is a ½ core voltage, i.e., ½ Vcore=VBLP.
  • When the precharge signal BLEQ is activated as a logic high level, the first and second equalization blocks 154 a and 157 a and a precharge block 155 a are also enabled. Thus, the bit line pair BL and /BL is percharged as the ½ core voltage. Herein, the first and second connection block 151 a and 153 a are also activated, i.e., all transistors included in the first and second connection block 151 a and 153 a are turned on.
  • In the read step, a read command is inputted and carried out. Herein, if the first connection block 151 a is coupled to the first cell array 110 and the second connection block 153 a is coupled to the second cell array 130, the sense amplifier 152 a is coupled to the first cell array 110 when the first connection block 151 a is activated and the second connection block 153 a is inactivated. Otherwise, when the second connection block 153 a is activated and the first connection block 151 a is inactivated, the sense amplifier 152 a is coupled to the second cell array 130 and disconnected to the first cell array 110.
  • In addition, a word line corresponding to an inputted address is activated by a power supply voltage VDD or a high voltage VPP until the restore step.
  • Herein, for activating the word line, the high voltage VPP is generally used because it is requested that the power supply voltage VDD becomes lower and an operating speed of the semiconductor memory device becomes faster.
  • If the word line is activated, a MOS transistor of the cell corresponding to the word line is turned on; and a data stored in a capacitor of the cell is delivered into the bit line BL.
  • Thus, the bit line BL precharged by the ½ core voltage is boosted up by a predetermined voltage level ΔV. Herein, though the capacitor is charged as the core voltage Vcore, a voltage level of the bit line BL cannot be increased to the core voltage Vcore because a capacitance Cc of the capacitor is smaller than a parasitic capacitance Cb of the bit line BL.
  • Referring to FIG. 5, in the read step, it is understood that a voltage level of the bit line BL is increased by the predetermined voltage level ΔV and the symbol ‘SN’ is also decreased to that voltage level, i.e., Vcore/2+ΔV.
  • At this time, i.e., when the data is delivered into the bit line BL, no data is delivered into the bit line bar /BL and, then, the bit line bar /BL keeps a ½ core voltage level.
  • Next, in the sense step, the first power supply signal SAP is supplied with the core voltage Vcore and the second power supply signal SAN is supplied with a ground GND. Then, the sense amplifier can amplify a voltage difference, i.e., a potential difference, between the bit line pair BL and /BL by using the first and the second power supply signals SAP and SAN. At this time, a relatively high side between the bit line pair BL and /BL is amplified to the core voltage Vcore; and the other side, i.e., a relatively low side between the bit line pair BL and /BL, is amplified to the ground GND.
  • Herein, a voltage level of the bit line BL is higher than that of the bit line bar /BL. That is, after the bit line BL and the bit line bar /BL are amplified, the bit line BL is supplied with the core voltage Vcore and the bit line bar /BL is supplied with the ground GND.
  • Lastly, in the restore step, the data outputted from the capacitor during the read step for boosting up the bit line BL by the predetermined voltage level ΔV is restored in the original capacitor. That is, the capacitor is re-charged. After the restore step, the word line corresponding to the capacitor is inactivated.
  • Then, the conventional semiconductor memory device carries out the precharge step again. Namely, the first and the second power supply signals SAP and SAN are respectively supplied with ½ core voltage Vcore. Also, the precharge signal BLEQ is activated and inputted to the first and the second equalization blocks 154 a and 157 a and the precharge block 155 a. At this time, the sense amplifier 152 a is coupled to the two neighbor cell arrays, e.g., 110 and 130, by the first and the second connection blocks 151 a and 153 a.
  • As a design technology for a semiconductor memory device is rapidly developed, a voltage level of a power supply voltage for operating the semiconductor memory device becomes lower. However, though the voltage level of the power supply voltage becomes lower, it is requested that an operation speed of the semiconductor memory device becomes faster.
  • For achieving the request about the operation speed of the semiconductor memory device, the semiconductor memory device includes an internal voltage generator for generating a core voltage Vcore having a lower voltage level than the power supply voltage VDD and a high voltage VPP having a higher voltage level than the core voltage Vcore.
  • Until now, a requested operation speed can be achieved by implementing a nano-scale technology for manufacturing the semiconductor memory device through using above described manner for overcoming a decrease of the voltage level of the power supply voltage VDD without any other particular method.
  • For example, through a voltage level of the power supply voltage is decreased from about 3.3 V to about 2.5 V or under 2.5 V, the requested operation speed is achieved if the nano-scale technology is implemented based on from about 500 nm to about 100 nm. This means that the semiconductor memory device is more integrated. That is, as the nano-scale technology is upgraded, i.e., developed, a power consumption of a fabricated transistor included in the semiconductor memory device is reduced and, if the voltage level of the power supply voltage is not decreased, an operation speed of the fabricated transistor becomes faster.
  • However, on the nano-technology based on under 100 nm, it is very difficult to develop the nano-technology. That is, there is a limitation for integrating the semiconductor memory device more and more.
  • Also, a requested voltage level of the power supply voltage becomes lower, e.g., from about 2.0 V to about 1.5 V or so far as about 1.0 V. Thus, the request about the power supply voltage cannot be achieved by only developing the nano-technology.
  • If a voltage level of the power supply voltage inputted to the semiconductor memory device is lower than a predetermined voltage level, an operating margin of each transistor included in the semiconductor memory device is not sufficient; and, as a result, a requested operation speed is not satisfied and an operation reliability of the semiconductor memory device is not guaranteed.
  • Also, the sense amplifier needs more time for stably amplifying a voltage difference between the bit line BL and the bit line bar /BL because a predetermined turned-on voltage, i.e., a threshold voltage, of the transistor is remained under a low power supply voltage.
  • Moreover, if a noise is generated at the bit line pair BL and /BL, each voltage level of the bit line BL and the bit line bar /BL is fluctuated, i.e., increased or decreased by a predetermined level on the ½ core voltage Vcore. That is, as the voltage level of the power supply voltage becomes lower, a little noise can seriously affect the operation reliability of the semiconductor memory device.
  • Therefore, there is a limitation for decreasing a voltage level of the power supply voltage under a predetermined level.
  • In addition, as the semiconductor memory device is more integrated, a size of the transistor becomes smaller and a distance between a gate of the transistor and the bit line gets near more and more. As a result, a bleed current is generated. Herein, the bleed current means a kind of leakage current between the gate of the transistor and the bit line because of a physical distance between the gate of the transistor and the bit line under a predetermined value.
  • FIG. 6 is a cross-sectional view describing a unit cell of the semiconductor memory device in order to show a cause of the bleed current.
  • As shown, the unit cell includes a substrate 10, an device isolation layer 11, source and drain regions 12 a and 12 b, a gate electrode 13, a bit line 17, a capacitor 14 to 16 and insulation layers 18 and 19. Herein, the symbol ‘A’ means a distance between the gate electrode 13 of the transistor and the bit line 17.
  • As it is rapidly developed the nano-technology for manufacturing the semiconductor memory device, the distance A between the gate electrode 13 of the transistor and the bit line 17 becomes shorter.
  • In the precharge step, the bit line BL is supplied with the ½ core voltage and the gate electrode 13, i.e., a word line, is supplied with the ground.
  • If the bit line 17 and the gate electrode 13 in a unit cell are electronically short since an error is occurred under a manufacturing process, a current flows continuously during the precharge step and a power consumption is increased. In this case, the semiconductor memory device includes a plurality of additional unit cells for substituting the unit cell where the bit line and the gate electrode are short-circuited. At this time, error cells are substituted with additional cells in word line basis.
  • Otherwise, if there is no error under the manufacturing process, i.e., the bit line 17 and the gate electrode 13 in a unit cell are not electronically short-circuited in any cell of the semiconductor memory device, there is no bleed current. However, if the distance between the gate electrode 13 of the transistor and the bit line 17, i.e., ‘A’, is too short without any error under the manufacturing process, the bleed current is generated and flown.
  • Recently, how to operate a semiconductor memory device under a low power condition is very important. If above described bleed current is generated, it is not appreciate that the semiconductor memory device having the bleed current is applied to a system though the semiconductor memory device can be normally operated.
  • For reducing an amount of the bleed current, it is suggested that a resistor is added between the gate electrode of the transistor and the bit line. However, although the resistor can reduce little amount of the bleed current, this is not effective and essential for reducing and protecting a flow of the bleed current.
  • SUMMARY OF THE INVENTION
  • It is, therefore, an object of the present invention to provide a semiconductor memory device for efficiently operating with low voltage without any degradation of operation speed.
  • In accordance with an aspect of the present invention, there is provided a semiconductor memory device including a first cell array including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, and a bit line sense amplifier for sensing and amplifying information stored in the unit cells.
  • In accordance with another aspect of the present invention, there is provided a semiconductor memory device including a first and a second cell array, a bit line sense amplifier, a first and a second reference cell block, and a first and a second precharge block.
  • The first cell array includes a plurality of unit cell, each provided with a PMOS transistor and a capacitor, and a plurality of bit line pairs. The first cell array transmits a data signal stored in a unit cell selected from the unit cells to one of a first bit line pair, wherein the first bit line pair is selected from the bit line pairs. The bit line sense amplifier senses and amplifies a difference between the first bit line pair after the data signal is loaded at one of the first bit line pair. The first reference cell block for transmits a reference signal to a first bit line bar when the data signal is loaded at the first bit line and for transmits the reference signal to the first bit line when the data signal is loaded at the first bit line bar. The first precharge block equalizes the first bit line pair without supplying any precharge voltage at a precharge sector.
  • Further, the second cell array includes a plurality of unit cells, each provided with a PMOS transistor and a capacitor, and a plurality of bit line pairs. The second cell array transmits a data signal stored in a unit cell selected from the unit cells to one of a second bit line pair, wherein the second bit line pair is selected from the bit line pairs. The second reference cell block ransmits a reference signal to a second bit line bar when the data signal is loaded at the second bit line and transmits the reference signal to the second bit line when the data signal is loaded at the second bit line bar. The second precharge block equalizes the second bit line pair without supplying any precharge voltage at a precharge sector.
  • In accordance with still another aspect of the present invention, there is provided a method for driving a semiconductor memory device including a plurality of unit cells and a plurality of bit line pairs. The method includes turning on a PMOS transistor included in a unit cell selected from the unit cells; transmitting a data signal stored in the unit cell to a corresponding bit line; and sensing and amplifying a difference between the bit line and a bit line bar corresponding to the bit line based on a low voltage which is lower than a ground voltage.
  • In accordance with still another aspect of the present invention, there is provided a method for driving a semiconductor memory device having a folded bit line structure and including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, and a plurality of bit line pairs. The method includes connecting a first bit line pair to a bit line sense amplifier and disconnecting a second bit line pair from the bit line sense amplifier; activating a PMOS transistor of a unit cell selected from the plurality of unit cells configured in the first cell array to thereby transmitting a data stored in the unit cell to a first bit line; transmitting a reference signal to a first bit line bar; and sensing and amplifying a difference between a first bit line pair provided with the first bit line and the first bit line bar based on a ground voltage and a low voltage.
  • In accordance with still another aspect of the present invention, there is provided a semiconductor memory device. The semiconductor memory device includes a first cell array including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, for transmitting a first data signal stored in a unit cell selected from the unit cells to a first bit line corresponding to the first data signal; a second cell array including a plurality of unit cells, each provided with a PMOS transistor and a capacitor, for transmitting a second data signal stored in a unit cell selected from the unit cells to a second bit line corresponding to the second data signal; a bit line sense amplifier for sensing and amplifying a difference between the first bit line the second bit line; a reference cell block transmitting a reference signal to the second bit line when the data signal is loaded at the first bit line and for transmitting the reference signal to the first bit line when the data signal is loaded at the second bit line; and a precharge block for equalizing the first bit line and the second bit line without supplying the first and the second bit lines with any precharge voltage at a precharge sector.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments taken in conjunction with the accompanying drawings, in which:
  • FIG. 1 is a block diagram describing a conventional semiconductor memory device;
  • FIG. 2 is a block diagram depicting a detailed structure of a cell array shown in FIG. 1;
  • FIG. 3 is a block diagram describing a connection between each cell array and each sense amplifying block included in the cell area shown in FIG. 1;
  • FIG. 4 is a block diagram showing the sense amplifying block 150 shown in FIG. 2;
  • FIG. 5 is a waveform showing an operation of the conventional semiconductor memory device;
  • FIG. 6 is a cross-sectional view describing a unit cell of the semiconductor memory device in order to show a cause of the bleed current;
  • FIG. 7 is a block diagram showing a semiconductor memory device in accordance with an embodiment of the present invention;
  • FIG. 8 is a block diagram for depicting the semiconductor memory device shown in FIG. 7 in detail;
  • FIG. 9 is a schematic circuit diagram depicting a sense amplifying block shown in FIG. 7;
  • FIG. 10 is a waveform showing an operation of the semiconductor memory device when the semiconductor memory device performs a read operation;
  • FIG. 11 is a waveform showing an operation of the semiconductor memory device when the semiconductor memory device performs a write operation;
  • FIG. 12 is a block diagram describing a semiconductor memory device in accordance with an embodiment of the present invention;
  • FIG. 13 is a schematic circuit diagrams depicting a reference cell block shown in FIG. 12; and
  • FIG. 14 is a schematic circuit diagram showing a sense amplifying block shown in FIG. 12.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Hereinafter, a semiconductor memory device in accordance with the present invention will be described in detail referring to the accompanying drawings.
  • FIG. 7 is a block diagram showing a semiconductor memory device in accordance with an embodiment of the present invention.
  • As shown, the semiconductor memory device includes a plurality of cell arrays, e.g., 300 a and 300 b, a plurality of sense amplifying blocks, e.g., 200. The semiconductor memory device further includes word line controllers, e.g., 500 a and 500 b, and reference cell blocks, e.g., 400 a and 400 b, corresponding to the cell arrays.
  • In detail, each cell array, e.g., 300 a, includes a plurality of unit cells, e.g., 310, each provided with a PMOS transistor and a capacitor. The PMOS transistor included in each unit cell connected to a corresponding word line WL0 and WL1, driven based on a low voltage VBB and a power supply voltage VDD.
  • The word line controller 500 a and 500 b, determines a voltage transmitted to the word line WL0 and WL1. That is, the word line controller transmits the low voltage VBB to a word line when an inputted row address corresponds to the word line; and transmits the power supply voltage VDD when the word line is not activated. As described, the word line is driven by the low voltage VBB because of the PMOS transistor included in the unit cells.
  • The PMOS transistor is turned on in response to a negative voltage and, therefore, has a possibility to lose a low data. To prevent abovementioned low data loss, a word line connected to the PMOS transistor is driven by a low voltage whose voltage level is lower than a ground voltage by an absolute value of a threshold voltage level of the PMOS transistor. For example, if a threshold voltage is about 0.7V, the low voltage VBB becomes about −0.7V. In actual case the PMOS transistor of about −2.0V is used in order to guarantee a reliable operation of the PMOS transistor.
  • The PMOS transistor included in the cell arrays of the embodiment of the present invention can be implemented with a general MOS transistor which has carrier under a gate or a finFET. The finFET includes a fin pattern connecting a drain and a source and a gate surrounding the fin pattern. The finFET performs operation reliably because a channel is formed on three sides of the fin pattern.
  • The sense amplifying block 200 for sensing and amplifying a data loaded at a bit line is shared by two neighboring cell arrays, e.g., 300 a and 300 b. Therefore, the sense amplifying block 200 includes connection units for selectively connecting the cell arrays and the sense amplifying block 200.
  • Bit lines of the semiconductor memory device in accordance with an embodiment of the present invention are in a floating state during a precharge step because any precharge voltage is not supplied to the bit lines. Therefore, the reference cell block 400 a and 400 b transmits a reference voltage to the bit line bar /BL in order to correctly sense the data loaded at the bit line BL.
  • FIG. 8 is a block diagram for depicting the semiconductor memory device shown in FIG. 7 in detail.
  • The semiconductor memory device having a folded bit line structure receives a power supply voltage VDD and a ground voltage VSS for operating and includes a plurality of unit cells each having a PMOS transistor and a capacitor.
  • In detail, the semiconductor memory device includes a first cell array 300 a for storing data and for outputting a data signal to a bit line pair BL and /BL; a sense amplifying block 200 having a bit line sense amplifier 210 for sensing and amplifying the data signal loaded on one of the first bit line BL and the first bit line bar /BL by amplifying a potential difference between the first bit line BL and the first bit line bar /BL; and a first reference cell block 400 a for transferring a reference signal to the first bit line bar /BL when the data signal is outputted to the first bit line BL or to the first bit line BL when the data signal is outputted to the first bit line bar /BL.
  • The first reference cell block 400 a includes a reference capacitor Top_RC whose one terminal is coupled to a reference power supply terminal Top_RPL; a first reference switching PMOS transistor Top_PM1 for connecting the other terminal of the reference capacitor Top_RC to the first bit line BL when a data signal is delivered to the first bit line bar /BL; and a second reference switching PMOS transistor Top_PM2 for connecting the other terminal of the reference capacitor Top_RC to the first bit line bar /BL when a data signal is delivered to the first bit line BL.
  • Herein, a capacitance of the reference capacitor Top_RC is substantially same with that of a unit cell capacitor, e.g., Cap1, included in the first cell array 300 a. A voltage level at the reference power supply terminal Top_RPL is one of the ground voltage VSS, a half of the power supply voltage VDD and the power supply voltage VDD.
  • The number of reference capacitors included in the first reference cell block 400 a corresponds to the number of bit line pairs included in a corresponding cell array, i.e., the first cell array 300 a. For instance, if the first cell array 300 a includes 256 bit line pairs, the first reference cell block 400 a includes 256 reference capacitors. Each reference capacitor is coupled to one of a corresponding bit line pair which carries no data signal to thereby deliver a reference signal stored in the reference capacitor to the coupled bit line.
  • FIG. 9 is a schematic circuit diagram depicting a sense amplifying block shown in FIG. 7.
  • As shown, the sense amplifying block 200 includes a bit line sense amplifier 210, a first and a second precharge units 220 a and 220 b, a first and a second auxiliary bit line sense amplifiers 230 a and 230 b, a data input/output unit 240, and a first and a second connection units 250 a and 250 b.
  • The first precharge unit 220 a equalizes a potential difference between the first bit line pair BL and /BL coupled to the first cell array 300 a at a precharge operation. That is, the first precharge unit 220 a floats the first bit line bit line pair BL and /BL not providing a precharge voltage to the first bit line bit line pair BL and /BL at the precharge operation. Herein, the first precharge unit 220 a includes a first PMOS transistor Tp1 for connecting the first bit line BL to the first bit line bar /BL at the precharge operation.
  • The first connection unit 250 a connected between the bit line sense amplifier 210 and the first precharge unit 220 a connects/disconnects the first bit line pair BL and /BL included in the first cell array 300 a to/from the bit line sense amplifier 210.
  • The first connection unit 250 a includes a second PMOS transistor TBH1 for connecting the bit line BL to the bit line sense amplifier 210 in response to a first connection control signal BISH; and a third PMOS transistor TBH2 for connecting the bit line bar /BL to the bit line sense amplifier 210 in response to the first connection control signal BISH.
  • The first auxiliary bit line sense amplifier 230 a amplifies and maintains a voltage level of one of the first bit line BL and the first bit line bar /BL included between the first cell array 300 a and the first connection unit 250 a, which has a smaller voltage level than the other, as a voltage level of the ground voltage VSS. A signal BLPD_H inputted to the first auxiliary bit line sense amplifier 230 a has a voltage level of the ground voltage VSS while the bit line sense amplifier is operated.
  • In detail, the first auxiliary bit line sense amplifier 230 a includes a first auxiliary MOS transistor TSB1 and a second auxiliary MOS transistor TSB2.
  • One terminal of the first auxiliary MOS transistor TSB1 receives the signal BLPD_H which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the first bit line BL connected between the first cell array 300 a and the first connection unit 250 a. A gate of the first auxiliary MOS transistor TSB1 is coupled to the first bit line bar /BL connected between the first cell array 300 a and the first connection unit 250 a. Similarly, one terminal of the second auxiliary MOS transistor TSB2 receives the signal BLPD_H which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the first bit line bar /BL connected between the first cell array 300 a and the first connection unit 250 a. A gate of the second auxiliary MOS transistor TSB2 is coupled to the first bit line BL connected between the first cell array 300 a and the first connection unit 250 a.
  • Meanwhile, in accordance with the preferred embodiment, a cell array has a folded structure and also has a shared structure, i.e., a bit line sense amplifier is commonly coupled two neighboring cell arrays. Therefore, the semiconductor memory device further includes a second cell array 300 b coupled to the other side of the bit line sense amplifier 210; and a second reference cell block 400 b.
  • Similar to the first cell array 300 a, the second cell array 300 b stores data and outputs a data signal to a selected second bit line Bot_BL or a second bit line bar /Bot_BL.
  • Herein, the semiconductor memory device further includes a second reference cell block 400 b for transferring a reference signal to the second bit line bar /Bot_BL when the data signal is outputted to the second bit line Bot_BL or to the second bit line Bot_BL when the data signal is outputted to the second bit line bar /Bot_BL.
  • Meanwhile, the sense amplifying unit 200 further includes the second precharge unit 220 b, the second auxiliary bit line sense amplifier 230 b, and the second connection unit 250 b for connecting/disconnecting the second cell array 300 b to/from bit line sense amplifier 210.
  • The second precharge unit 220 b equalizes a potential difference between the second bit line Bot_BL and the second bit line bar /Bot_BL included in the second cell array 300 b at the precharge operation. That is, the second precharge unit 220 b floats the second bit line Bot_BL and the second bit line bar /Bot_BL not proving a precharge voltage to the second bit line Bot_BL and the second bit line bar /Bot_BL at the precharge operation. Herein, the second precharge unit 220 b includes a fourth PMOS transistor Tp2 for connecting the second bit line Bot_BL to the second bit line bar /Bot_BL at the precharge operation.
  • The second auxiliary bit line sense amplifier 230 b connected between the second cell array 300 b and the bit line sense amplifier 210 amplifies and maintains a voltage level of one of the second bit line Bot_BL and the second bit line bar /Bot_BL included between the second cell array 300 b and the second connection unit 250 b, which has a smaller voltage level than the other, as a voltage level of the ground voltage VSS.
  • In detail, the second auxiliary bit line sense amplifier 230 b includes a first auxiliary NMOS transistor TSB3 and a second auxiliary NMOS transistor TSB4.
  • One terminal of the first auxiliary NMOS transistor TSB3 receives a signal BLPD_L which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the second bit line Bot_BL connected between the second cell array 300 b and the second connection unit 250 b. A gate of the first auxiliary NMOS transistor TSB3 is coupled to the second bit line bar /Bot_BL connected between the second cell array 300 b and the second connection unit 250 b. Similarly, one terminal of the second auxiliary NMOS transistor TSB4 receives the signal BLPD_L which is activated when the bit line sense amplifier 210 is enabled and the other terminal is coupled to the second bit line bar /Bot_BL connected between the second cell array 300 b and the second connection unit 250 b. A gate of the second auxiliary NMOS transistor TSB4 is coupled to the second bit line Bot_BL connected between the second cell array 300 b and the second connection unit 250 b.
  • Meanwhile, the bit line sense amplifier 210 includes a first and a second sense amplifying PMOS transistors TS1 and TS2 and a first and a second sense amplifying NMOS transistors TS3 and TS4.
  • A gate of the first sense amplifying PMOS transistor TS1 is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b. One terminal of the first sense amplifying PMOS transistor TS1 receives the power supply voltage VDD and the other terminal is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b.
  • Similarly, a gate of the second sense amplifying PMOS transistor TS2 is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b. One terminal of the second sense amplifying PMOS transistor TS2 receives the power supply voltage VDD and the other terminal is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b.
  • A gate of the first sense amplifying NMOS transistor TS3 is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b. One terminal of the first sense amplifying NMOS transistor TS3 receives a first low voltage VBB and the other terminal is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b.
  • Similarly, a gate of the second sense amplifying NMOS transistor TS4 is connected to the first bit line BL by the first connection unit 250 a or to the second bit line Bot_BL by the second connection unit 250 b. One terminal of the second sense amplifying NMOS transistor TS4 receives the first low voltage VBB and the other terminal is connected to the first bit line bar /BL by the first connection unit 250 a or to the second bit line bar /Bot_BL by the second connection unit 250 b.
  • Herein, the first low voltage VBB has a lower voltage level than the ground voltage VSS having a voltage level of about −0.5V. The bit line sense amplifier 210 performs a sensing and amplifying operation by using the first low voltage VBB and the power supply voltage VDD.
  • Meanwhile, a PMOS transistor included in a unit cell, e.g., TC1, is turned on in response to a second low voltage VBBW which is lower than the first low voltage VBB having a voltage level of about −2.0V. A selected unit cell included in the first cell array 300 a is activated by turning on a PMOS transistor included in the selected unit cell by using the second low voltage VBBW and the selected unit cell is inactivated by turning off the PMOS transistor by using the power supply voltage VDD.
  • Meanwhile, the semiconductor memory device further includes a data input/output unit 240 for outputting a data sensed and amplified by the bit line sense amplifier 210 through a data line (LDB, LDBB) and for delivering a data inputted from the data line to the bit line sense amplifier 210.
  • In detail, the data input/output unit 240 includes a first and a second input/output MOS transistors TO1 and T02. A gate of the first input/output MOS transistor TO1 receives an input/output control signal. One terminal of the first input/output MOS transistor TO1 is connected to the first and the second bit lines BL and Bot_BL and the other terminal of the first input/output MOS transistor TO1 is coupled to a first data line LDB. Similarly, a gate of the second input/output MOS transistor T02 receives the input/output control signal; and one terminal of the second input/output MOS transistor T02 is connected to the first and the second bit line bars /BL and /Bot_BL and the other terminal of the second input/output MOS transistor T02 is coupled to a second data line LDBB.
  • FIGS. 10 and 11 are waveforms respectively showing a read and a write operation of the semiconductor memory device.
  • Referring to FIGS. 7 to 11, the operations of the semiconductor memory device are described below.
  • As abovementioned, each of the unit cells in accordance with the embodiment of the present invention is implemented with a PMOS transistor and a capacitor. Therefore, the low voltage VBB, e.g., 2V, is used for activating a word line and the power supply voltage VDD is used for deactivating the word line.
  • Further, the connection units 250 a and 250 b and the precharge units 220 a and 220 b are provided with PMOS transistors. Thus, the PMOS transistors included in the connection units 250 a and 250 b and the precharge units 220 a and 220 b can be configured in an N-well provided for unit cells.
  • Meanwhile, the semiconductor memory device floats a bit line and a bit line bar without providing a precharge voltage to the bit line and the bit line bar at the precharge operation. For this operation, a reference cell bock is included.
  • The bit line sense amplifier performs a sensing and amplifying operation by using the power supply voltage VDD and the low voltage VBB which is lower than the ground voltage GND. If a voltage level of the power supply voltage is more decreased, it is possible that an absolute quantity of the power supply voltage VDD is equal to that of the low voltage VBB. In this case, a precharge voltage level of a bit line is maintained as the ground voltage VSS if voltage levels of two bit lines are maintained same after a sensing operation of the bit line sense amplifier.
  • The semiconductor memory device includes an auxiliary bit line sense amplifier for maintaining a voltage level of a neighboring bit line pair as a half of VDD by using a reference cell block and a precharge unit when the bit line sense amplifier is operated for a data access.
  • Hereinafter, the above-mentioned operations of the semiconductor memory device are described in detail. Herein, it is assumed that a read operation is performed for reading a high-level data ‘1’, and the data is transferred to the first bit line BL.
  • A data access operation of the semiconductor memory device can be classified into four steps: a precharge step, a read/write step, a sense step, and a restore step.
  • At the precharge step, precharge signals BLEQ_H and BLEQ_L are activated and, thus, voltage levels of the first bit line BL and the first bit line bar /BL are equalized and voltage levels of a first bit line Top_BL and a first bit line bar /Top_BL are also equalized.
  • As above-mentioned, since a particular precharge voltage is not provided at the precharge step, bit line pairs BL and /BL, SA_BL and SA_/BL and Bot_BL and /Bot_BL are floated (to). At this time, the first and the second connection units 250 a and 250 b are turned on.
  • Therefore, the bit line pairs BL and /BL, SA_BL and SA_/BL and Bot_BL and /Bot_BL keep a voltage level of about half of the power supply voltage VDD at the precharge step by using enabled precharge units 220 a and 220 b right after a read/write operation is performed. That is, after a sensing and amplifying operation is performed by the bit line sense amplifier, one of a bit line pair has a voltage level of the power supply voltage VDD and the other has a voltage level of the ground voltage GND. Thereafter, since a particular precharge voltage is not provided, the bit line voltage level of half of the power supply voltage VDD is decreased if a period of the precharge step is longer. If the precharge step is more continuously performed not entering the read step, the voltage level of the bit line pairs BL and /BL and SA_BL and SA_/BL is decreased to the ground voltage GND.
  • Therefore, a precharge voltage of a floated bit line has a variable voltage level between the half of the power supply voltage VDD and the ground voltage GND. As a result, a timing of performing the read step determines the precharge voltage of the floated bit line.
  • Thereafter, at the read step, a single word line is selected by decoding an inputted address. The second low voltage VBBW of about −2.0V is inputted to the selected word line. The absolute value of the second low voltage VBBW is greater than that of the threshold voltage of the PMOS transistor included in unit cells.
  • All the MOS transistors corresponding to the selected word line are turned on and a data stored in a capacitor is transferred to the bit line BL through a turned-on MOS transistor.
  • If the data, i.e., ‘1’, is delivered to the bit line BL, voltage levels of the bit lines BL and SA_BL, which have a voltage level between the half of the power supply voltage VDD and the ground voltage GND as above-mentioned, are increased by an amount of a signal level of the data.
  • Meanwhile, a reference signal is inputted to the bit lines /BL and SA_/BL which have no data signal. A reference word line /Top_RWL having no data signal is activated as the second low voltage VBBW and, thus, the second reference MOS transistor Top_PM2 is turned on. Accordingly, the reference signal stored in the reference capacitor Top_RC is transferred to the bit lines /BL and SA_/BL and, thus, voltage levels of the bit lines /BL and SA_/BL are increased by an amount of a predetermined voltage level. At this time, similar to the bit lines BL and SA_BL, voltage levels of the bit lines /BL and SA_/BL is decreased from the half of the power supply voltage before the input of the reference signal and, then, voltage levels of the bit lines /BL and SA_/BL are increased by an amount of a signal level of the reference signal.
  • As above-mentioned, a capacitance of the reference capacitor Top_RC is substantially same to that of a unit cell capacitor Cap. A charge amount of the reference capacitor Top_RC which stores the reference signal is half of a charge amount of the unit cell capacitor Cap which stores the data ‘1’. That is, reference power supply terminals, i.e., Half VDD, Top_RPL and Bot_RPL, receive a voltage level of VDD/2, a charge amount of the reference capacitor Top_RC which stores the reference signal is half of a charge amount of the unit cell capacitor Cap which stores the data ‘1’. At this time, a voltage level supplied by the reference power supply terminals Top_RPL and Bot_RPL is same to a voltage level of a plate voltage PL of a unit cell capacitor included in a cell array. At this time, the voltage level can have a voltage level of VDD, VDD/2 or GND. A voltage level which is same to the plate voltage PL is supplied to a reference signal power supply terminal VCP so that the reference signal can have a half signal level of the data signal.
  • Accordingly, a signal level increased of the bit line bar /BL which receives the reference signal is half of that of the bit line BL which receives the data signal. For instance, when the power supply voltage is 1.0V and there is a voltage increase by 0.2V due to the data signal, the bit lines BL and /BL have a voltage level of about 0.5V at an initial state of the precharge step. Thereafter, as the precharge step is continued, a voltage level of the bit lines BL and /BL is decreased to about 0.3V. At this time, if a read command is performed, a voltage level of the bit line BL having the data signal is increased to about 0.5V (=0.3V+0.2V) and a voltage level of the bit line bar /BL having the reference signal is increased to 0.4V (=0.3V+0.1V).
  • Meanwhile, the precharge signal BLEQ_H is inputted as an activated state of the low voltage VBB in order to enable the first precharge unit 220 a during the precharge step and is inputted as an inactivated state of the power supply voltage in order to disable the first precharge unit 220 a during the read, sense and restore steps.
  • Next, at the sense step, a first sense amplifier power supply terminal SAP of the bit line sense amplifier 210 receives the power supply voltage VDD and a second sense amplifier power supply terminal SAN receives the low voltage VBB.
  • Therefore, the bit line sense amplifier 210 sense a voltage difference between the bit lines BL and /BL to thereby amplify a voltage level of a bit line having a higher voltage level, i.e., the bit line BL, to a voltage level of a high voltage VPP and amplify a voltage level of the bit line bar /BL to the ground voltage GND (t2).
  • Since the bit line sense amplifier 210 performs the amplifying operation by using the high voltage VPP and the low voltage VBB, the amplifying operation can be performed at a high speed in comparison with using the power supply voltage VDD and the ground voltage GND.
  • Herein, a voltage level of the bit line SA_/BL included between the bit line sense amplifier 210 and the second connection unit 250 b is amplified to the negative low voltage VBB; however, the bit line /BL included between the first cell array 300 a and the first connection unit 250 a is amplified to the ground voltage GND. Since the first connection control signal BISH inputted to each gate of the second and the third PMOS transistors TSH1 and TSH2 included in the first connection unit 250 a has a voltage level of a low voltage VBB_H, even though the bit line SA_/BL coupled to the bit line sense amplifier 210 is amplified to the low voltage, the bit line /BL coupled to the first cell array 300 a is amplified to the ground voltage which is higher than the low voltage.
  • Accordingly, the second connection unit 250 b performs a clamping operation so that a low voltage level is not transferred to the second cell array 300 b even though the bit line sense amplifier 210 amplifies the bit line SA_/BL to the low voltage VBB. Also, since a parasitic capacitance is relatively smaller than a sub-threshold voltage of the second and the third PMOS transistors TSH1 and TSH2 included in the first connection unit 250 a, the bit line /BL coupled to a cell array can keep a voltage level of the ground voltage GND during the sensing and amplifying operation of the bit line sense amplifier 210 and the restore step.
  • Therefore, since the bit lines BL and /BL coupled to a cell array can keep a voltage level of the ground voltage by preventing the low voltage VBB amplified by the bit line sense amplifier 210 from being transferred to the bit lines BL and /BL, a voltage variation of a bit line is prevented and, thus, an operational speed of the bit line sense amplifier 210 can be improved and a power consumption due to a voltage variation of a bit line coupled to a cell array can be reduced. For this, the first and the second connection units 250 a and 250 b are provided not only for controlling the connection between the bit line sense amplifier 210 and a cell array but also for preventing a low voltage VBB_H from being transferred to the bit lines BL, /BL, Top_BL and /Top_BL included in a cell array.
  • However, the first and the second connection units 250 a and 250 b are not enough for stably maintaining a voltage level of the bit lines BL and /BL included in a cell array as the ground voltage GND. Therefore, the first and the second auxiliary bit line sense amplifier 230 a and 230 b are provided for maintaining a voltage level of the bit lines BL and /BL included in a cell array as the ground voltage GND even though the bit lines SA_BL and SA_/BL coupled to the bit lines sense amplifier 210 are amplified to the negative low voltage VBB_H.
  • The auxiliary bit line sense amplifier, e.g., 230 a, amplifies and maintains one of the bit lines BL and /BL included in the first cell array 300 a, which has a lower voltage level than the other, as the ground voltage level while the bit line sense amplifier 210 performs the sensing and amplifying operation. When the bit line sense amplifier 210 amplifies a voltage level of the bit line SA_BL to the power supply voltage VDD and amplifies a voltage level of the bit line SA_/BL to the low voltage VBB, the bit line BL keeps a voltage level of the power supply voltage and the bit line bar /BL keeps a voltage level of the ground voltage GND. At this time, the auxiliary bit line sense amplifier 230 a decreases a voltage level of the bit line bar /BL to the ground voltage GND when a voltage level of the bit line bar /BL is higher than the ground voltage GND and increases a voltage level of the bit line bar /BL to the ground voltage GND when a voltage level of the bit line bar /BL is lower than the ground voltage GND.
  • The signals BLPD_H and BLPD_L respectively inputted to the first and the second auxiliary bit line sense amplifiers 230 a and 230 b are activated as the ground voltage during an activation period of the bit line sense amplifier 210 (t2, t3, t4). As above-mentioned, gates of two MOS transistors included in the auxiliary bit line sense amplifier, e.g., TSB1 and TSB2, are cross-coupled to the bit lines BL and /BL and each one terminal of the MOS transistors receives the ground voltage to thereby maintain a voltage level of a lower bit line to the ground voltage.
  • If each unit pixel included in cell arrays is implemented with a NMOS transistor and a capacitor and a sense amplifier amplifies a bit line pair as a power supply voltage VDD and a low voltage VBB, the NMOS transistor may be turned on in response to the low voltage VBB loaded at the bit line. Therefore, a data corresponding to unselected word line is lost. Thus, it is prevented the low voltage VBB from being transmitted to the bit line configured in cell array.
  • On the other hand, the unit cell in accordance with the embodiment of the present invention includes a PMOS transistor. Therefore, the PMOS transistor is not turned on even though the low voltage VBB amplified by the sense amplifier is transmitted to the cell array. Because of the reason, the bit line is not required to be classified into a bit line configured in cell arrays and a bit line amplified by the sense amplifier.
  • However, a driving capability of the sense amplifier must be increased to amplify the bit line configured in the cell arrays as the low voltage VBB level. In this case, an amount of power consumption increases. The semiconductor memory device in accordance with an embodiment of the present invention only amplifies the bit line configured in sense amplifying block as the low voltage VBB. Therefore, the amount of power consumption is dramatically reduced.
  • Meanwhile, each connection control signal inputted to the first and the second connection unit 250 a and 250 b has two voltage levels: one is a low voltage VBB_L having a negative voltage level whose absolute quantity is larger than a threshold voltage of a PMOS transistor included in the first and the second connection units 250 a and 250 b and the other is a low voltage VBB H having a negative voltage level whose absolute quantity is equal to the threshold voltage of a PMOS transistor included in the first and the second connection units 250 a and 250 b.
  • The first and the second connection control signals BISH and BISL are inputted as the low voltage VBB_H for equalizing voltage levels of a bit line pair included in the first and the second cell arrays 300 a 300 b, e.g., the bit line pair BL and /BL, during the precharge step.
  • At the read step where first cell array 300 a is connected to the bit line sense amplifier 210 and the second cell array 300 b is disconnected from the bit line sense amplifier 210, the second connection control signal BISL is provided as the power supply voltage VDD to disable the second connection unit 250 b and the first connection control signal BISH is activated having a voltage level of the low voltage VBB_L to enable the first connection unit 250 a. Thereafter, at the sense step where the bit line sense amplifier 210 senses and amplifies a voltage difference between bit lines SA_BL and SA_/BL and the restore step, the activated first connection control signal BISH is provided as the low voltage VBB_H.
  • Therefore, during the sensing and amplifying operation, the relatively lower low voltage VBB_L is used for more reliable isolation between the bit line sense amplifier and a bit line coupled to a cell array and, then, the relatively higher low voltage VBB_H is used for the isolation between the bit line sense amplifier and the bit line coupled to the cell array. This is for the bit line sense amplifier to perform the sensing and amplifying operation more quickly by using the low voltage VBB_H when the bit line sense amplifier mainly performs the sensing and amplifying operation.
  • Thereafter, when the sensing and amplifying operation of the bit line sense amplifier 210 is completed, an input/output control signal Y1 is activated for a predetermined time. Then, in response to the input/output control signal Y1, a data signal latched by the bit line sense amplifier 210 is outputted to the first local data line pair SIO and SIOB (t3).
  • Thereafter, at the restore step, the data signal is restored to an original unit cell by using the data signal latched by the bit line sense amplifier 210 (t4). When the restore step is completed, a word line WL is inactivated as the power supply voltage VDD, and the first and the second sense amplifier power supply terminals SAP and SAN are respectively supplied with the ground voltage GND and a half of the power supply voltage VDD so that the bit line sense amplifier 210 is disabled.
  • Since the first local data line pair SIO and SIOB is precharged to the power supply voltage VDD or a half of the power supply voltage VDD while a data is not transferred, according to the prior art, a voltage level of a bit line, i.e., SA_/BL, amplified to the ground voltage by the bit line sense amplifier 210 is increased to predetermined voltage level during transferring a data amplified by the bit line sense amplifier 210. Accordingly, an enough time for the restore time should be provided for the increased voltage level of the bit line /BL to be decreased to the ground voltage. Otherwise, a wrong data can be restored to the original unit cell; particularly, if an original data is ‘0’, the original data is restored as ‘1’. For overcoming the above-mentioned problem, a period of the restore step (t4) should be long according to the prior art.
  • However, in accordance with the present invention, since the bit line SA_BL is amplified to the low voltage VBB which is lower than the ground voltage GND, even though a current is flown to the bit line /BL coupled to the bit line sense amplifier by the first local data line pair SIO and SIOB, a voltage level of the bit line /BL coupled to the bit line sense amplifier is not increased because the flown current is compensated by the bit line having the low voltage VBB. Even though the voltage level of the bit line /BL is increased, the voltage level of the bit line /BL is not higher than a voltage level of the ground voltage GND at least. Accordingly, the period of the restore step (t4) can be decreased in comparison with the prior art.
  • Thereafter, when the precharge signal BLEQ H is activated as a logic high level, the bit lines BL and /BL have a same voltage level and are floated. Also, the first and the second connection signals BISH and BISL are provided as the low voltage VBB_H and, thus, all of the bit lines BL, SA_BL, Bot_BL, /BL, SA_/BL and /Bot_BL are connected (t5).
  • As above-mentioned, at an initial state of the precharge step, the bit lines BL and /BL keep a voltage level of a half of the power supply voltage; however, the voltage level of the bit lines BL and /BL is decreased as time passes because the bit lines BL and /BL are floated not receiving a particular precharge voltage.
  • Meanwhile, while the first connection unit 250 a is enabled, the second reference cell block 400 b and the second precharge unit 220 b are enabled so that a voltage level of the second bit line Bot_BL and the second bit line bar /Bot_BL is maintained as a precharge voltage. In accordance with the present invention, while voltage levels of a bit line pair are maintained to have a same voltage level at the precharge step, the bit line pair is floated not being supplied with a special precharge voltage. Therefore, there is no particular precharge voltage which all of the bit lines keep at the precharge step.
  • However, the precharge voltage means a half of the power supply voltage which a bit line pair keeps when the bit line pair has a same voltage level after one of the bit line pair has a voltage level of the power supply voltage and the other has a voltage level of the ground voltage after performing a data read or write operation. That is, while the bit line sense amplifier 210 accesses a data of a unit cell, a voltage level of a bit line pair which shares the bit line sense amplifier 210 and is not connected to the bit line sense amplifier 210 is maintained as the half of the power supply voltage by using a corresponding precharge unit and a reference cell block. This operation of the reference block is shown in FIG. 11. Since a voltage level of a bit line included in an inactivated cell array is rapidly decreased due to a voltage difference between the power supply terminal (SAP) of the bit line sense amplifier which operates for accessing a data and a voltage level of the bit line included in the inactivated cell array, the above-mentioned operation is needed.
  • Although MOS transistors which receive the first or the second connection control signals BISL or BISH are provided between the power supply terminal SAP and the inactivated cell array, and even though the MOS transistors are turned off, a sub-current still flows and the bit line included in the inactivated cell array is rapidly decreased due to a leakage current of the sub-current. If a size of the MOS transistor is larger, the above-mentioned problem becomes more serious.
  • Generally, a semiconductor memory device keeps a precharge voltage as VDD/2. Herein, in a shared structure, when the bit line sense amplifier senses and amplifies a voltage difference between a bit line pair coupled to one side of the bit line amplifier for a data accessing, the other bit line pair which does not serve to access a data and is coupled to the other side of the bit line sense amplifier keeps a precharge voltage level of VDD/2. However, there occurs an error since the precharge voltage level is decreased due to a voltage difference between the precharge voltage and a ground voltage supply terminal of a bit line.
  • In accordance with the present invention, since a bit line pair which does not serve to access a data is floated at the precharge step, the above-mentioned problem does not occur. However, if the precharge voltage is maintained as a VDD/2, a data access operation can be performed more effectively since the precharge voltage level of VDD/2 is the most effective for sensing a high-level data and a low-level data.
  • Since the semiconductor memory device in accordance with the present invention maintains a voltage level of a bit line pair which neighbors with a bit line pair served for a data access as the VDD/2 by using a reference cell block and a precharge unit, all of bit line pairs which neighbor with the data accessing bit line pair can keep a voltage level of VDD/2. Accordingly, a precharge voltage can be secured no generating a particular control signal.
  • The above-mentioned operation of the semiconductor memory device is described on the assumption that a data ‘1’ is read out. Hereinafter, an operation of the semiconductor memory device for read a data ‘0’ is described below.
  • In case that a data to be read is ‘0’, a capacitor of a selected unit cell is discharged. Accordingly, a voltage level of the first bit line BL receiving a data signal is not changed at the read step after the precharge step (t2). That is, a voltage level of the first bit line BL keeps a voltage level of the ground voltage.
  • Meanwhile, since the first bit line bar /BL receives a reference signal, a voltage level of the first bit line bar /BL is increased by a predetermined voltage level. Herein, an amount of the voltage increase of the first bit line bar /BL is determined by a charge quantity corresponding to the reference signal, i.e., a charge quantity stored in the reference capacitor Top_RC.
  • Thereafter, the bit line sense amplifier 210 senses the voltage difference between the first bit line BL and the first bit line bar /BL and amplifies a voltage level of the bit line BL and a voltage level of the first bit line bar /BL to the low voltage VBB and to the power supply voltage VDD respectively, then, the bit line sense amplifier 210 latches the amplified voltage levels. Herein, a voltage level of the first bit line BL included in the first cell array 300 a is maintained as the ground voltage by the first connection unit 250 a.
  • Since the remaining operations for reading ‘0’ is same to that for reading ‘1’, detailed descriptions are omitted.
  • Hereinafter, the writing operation of the semiconductor memory device is described below.
  • The write operation is very similar to the read operation. While a data signal sensed and amplified by the bit line sense amplifier 210 is outputted to the first local data line LDB and LDBB during t3 at the read operation, a data signal inputted according to a write command is transferred to the write driver unit through the input/output pad and the data input/output buffer at the write operation. Then, the data signal outputted from the write driver unit is delivered to the bit line sense amplifier 210 through the first and the second local data lines.
  • Then, the bit line sense amplifier 210 replaces a previously latched data signal with the delivered data signal, and the newly latched data signal is stored to a unit cell at the restore step (t4). The bit line sense amplifier 210 also performs a sensing and amplifying operation by using the power supply voltage VDD and the low voltage VBB at the write operation.
  • FIG. 12 is a block diagram describing a semiconductor memory device in accordance with an embodiment of the present invention.
  • As shown, the semiconductor memory device employs an open bit line structure which a bit line pair is configured neighboring two cell arrays. For example, a bit line BLn is configured in a first cell array 300 a and a bit line bar /BLn is configured in a second cell array 300 b. When data is loaded at one of the bit line pair, a reference signal is loaded at the other of the bit line pair. Then, a sense amplifier performs sensing and amplifying operation the difference between the bit line pair.
  • FIGS. 13 and 14 are schematic circuit diagrams respectively depicting a reference cell block and a sense amplifying block shown in FIG. 12.
  • The operation of the semiconductor memory device employing the open bit line structure is substantially same with that of the semiconductor memory device employing the folded bit line structure. Therefore, detailed description about the operation of the semiconductor memory device shown in FIGS. 12 to 14 is omitted.
  • As above described, the semiconductor memory device in accordance with an embodiment of the present invention includes PMOS transistor in unit cells and in reference blocks and precharge blocks included in sense amplifying block. Therefore, the semiconductor memory device reduces an amount of leakage current occurring to the unit cell and it is possible to form the unit cell, the reference block, and the precharge block in a single N-well. Moreover, the semiconductor memory device efficiently operates with low voltage without any degradation of operation speed.
  • The present application contains subject matter related to Korean patent application No. 2005-08131, filed in the Korean Patent Office on Jan. 28, 2005, the entire contents of which being incorporated herein by reference.
  • While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.

Claims (92)

1. A semiconductor memory device, comprising:
a first cell array including a plurality of unit cells, each of which has a PMOS transistor and a capacitor; and
a bit line sense amplifying unit for sensing and amplifying data signals stored in the unit cells.
2. The semiconductor memory device as recited in claim 1, wherein the PMOS transistor is turned on in response to a first low voltage having a lower voltage level than a ground voltage.
3. The semiconductor memory device as recited in claim 2, wherein an absolute value of the first low voltage is greater than that of a threshold voltage of the PMOS transistor.
4. The semiconductor memory device as recited in claim 2, wherein the PMOS transistor is turned on in case that a corresponding unit cell is activated and is turned off in case that the corresponding unit cell is inactivated.
5. The semiconductor memory device as recited in claim 4, wherein the bit line sense amplifying unit amplifies the data signals stored in the unit cells based on a power supply voltage and a second low voltage which is higher than the first low voltage and lower than the ground voltage.
6. The semiconductor memory device as recited in claim 5, wherein the first low voltage is about −2.0V and the second low voltage is about −0.5V.
7. The semiconductor memory device as recited in claim 1, further comprising a second cell array sharing the bit line sense amplifying unit with the first cell array, wherein the second cell array includes a plurality of unit cells, each of which has a PMOS transistor and a capacitor.
8. The semiconductor memory device as recited in claim 7, further comprising:
a first connecting PMOS transistor for connecting/disconnecting the first cell array to/from the bit line sense amplifying unit; and
a second connecting PMOS transistor for connecting/disconnecting the second cell array to/from the bit line sense amplifying unit.
9. The semiconductor memory device as recited in claim 8, wherein the first and the second connecting PMOS transistors are turned on by a first negative voltage during a period where data signals stored in the plurality of unit cells loaded at a bit line pair and are turned on by a second negative voltage during the other periods, wherein an absolute value of the first negative voltage is greater than those of threshold voltages of the first and the second connecting PMOS transistors and an absolute value of the second negative voltage is substantially the same as those of the threshold voltages of the first and the second PMOS transistors.
10. The semiconductor memory device as recited in claim 1, wherein the PMOS transistor is a finFET.
11. The semiconductor memory device as recited in claim 7, wherein the bit line sense amplifying unit amplifies the data signals stored in the unit cells based on a power supply voltage and a low voltage which is lower than a ground voltage.
12. The semiconductor memory device as recited in claim 11, wherein absolute values of the low voltage and the power supply voltage are the same.
13. A semiconductor memory device, comprising:
a first cell array including a plurality of unit cells, each of which has a PMOS transistor and a capacitor, and a plurality of bit line pairs, wherein the first cell array provides a data signal stored in a unit cell selected from the unit cells to a first bit line pair selected from the bit line pairs, the first bit line pair containing a first bit line and a first bit line bar;
a bit line sense amplifier for sensing and amplifying a voltage difference between the first bit line and the first bit line bar after the data signal is provided to the first bit line pair;
a first reference cell block for transmitting a reference signal to the first bit line bar when the data signal is loaded on the first bit line and for transmitting the reference signal to the first bit line when the data signal is loaded on the first bit line bar; and
a first precharge block for equalizing voltage levels of the first bit line and the first bit line bar during a precharge period without supplying a precharge voltage to the first bit line pair, wherein the first bit line and the first bit line bar are in a floating state during the precharge period.
14. The semiconductor memory device as recited in claim 13, wherein the first precharge block includes a PMOS transistor for connecting the first bit line and the first bit line bar during the precharge period.
15. The semiconductor memory device as recited in claim 13, wherein the first reference cell block includes:
a first reference capacitor whose one terminal is coupled to a reference power supply terminal for providing the reference signal;
a first switch for connecting the other terminal of the first reference capacitor to the first bit line when the data signal is delivered to the first bit line bar; and
a second switch for connecting the other terminal of the first reference capacitor to the first bit line bar when the data signal is delivered to the first bit line.
16. The semiconductor memory device as recited in claim 15, wherein a capacitance of the first reference capacitor is substantially the same as that of the capacitor of the unit cell in the first cell array.
17. The semiconductor memory device as recited in claim 15, wherein each of the first and the second switches includes a PMOS transistor.
18. The semiconductor memory device as recited in claim 16, wherein the reference power supply terminal provides one of a ground voltage, a half of a power supply voltage, and the power supply voltage.
19. The semiconductor memory device as recited in claim 15, wherein the number of the first reference capacitors included in the first reference cell block corresponds to the number of the bit line pairs included in the first cell array.
20. The semiconductor memory device as recited in claim 13, wherein the bit line sense amplifier performs sensing and amplifying operation based on a first low voltage which is lower than a ground voltage.
21. The semiconductor memory device as recited in claim 20, wherein the PMOS transistor in the unit cell is turned on in response to a second low voltage which is lower than the first low voltage.
22. The semiconductor memory device as recited in claim 20, wherein an absolute value of the first low voltage is greater than that of a threshold voltage of the PMOS transistor in the unit cell.
23. The semiconductor memory device as recited in claim 21, wherein the PMOS transistor in the unit cell is turned on in response to the second low voltage when the unit cell is activated and turned off in response to a power supply voltage when the unit cell is inactivated.
24. The semiconductor memory device as recited in claim 13, wherein the bit line sense amplifier amplifies the data signal based on a power supply voltage and a low voltage which is lower than a ground voltage.
25. The semiconductor memory device as recited in claim 24, wherein absolute values of the low voltage and the power supply voltage are the same.
26. The semiconductor memory device as recited in claim 13, further comprising a first connection block configured between the bit line sense amplifier and the first precharge block to connect/disconnect the first bit line pair to/from the bit line sense amplifier.
27. The semiconductor memory device as recited in claim 26, wherein the first connection block includes:
a first connecting PMOS transistor for connecting the first bit line and the bit line sense amplifier in response to a first connection control signal; and
a second connecting PMOS transistor for connecting the first bit line bar and the bit line sense amplifier in response to the first connection control signal.
28. The semiconductor memory device as recited in claim 27, wherein the first and the second connecting PMOS transistors are turned on by a first negative voltage during a period where the data signal is loaded on the first bit line or the first bit line bar and are turned on by a second negative voltage during the other periods, wherein an absolute value of the first negative voltage is greater than those of threshold voltages of the first and the second connecting PMOS transistors and an absolute value of the second negative voltage is substantially the same as those of the threshold voltages of the first and the second PMOS transistors.
29. The semiconductor memory device as recited in claim 27, further comprising a first auxiliary bit line sense amplifier for amplifying and maintaining a line voltage of the first bit line pair to a ground voltage, wherein the line voltage is a voltage of the first bit line or that of the first bit line bar whose voltage level is lower than the other.
30. The semiconductor memory device as recited in claim 29, wherein the first auxiliary bit line sense amplifier includes:
a first NMOS transistor whose first terminal receives a signal which is enabled when the bit line sense amplifier is activated, the other terminal is coupled to the first bit line connected between the first cell array and the first connection block, and gate is coupled to the first bit line bar connected between the first cell array and the first connection block; and
a second NMOS transistor whose first terminal receives the signal which is enabled when the bit line sense amplifier is activated, the other terminal is coupled to the first bit line bar connected between the first cell array and the first connection block, and gate is coupled to the first bit line connected between the first cell array and the first connection block.
31. The semiconductor memory device as recited in claim 29, further comprising:
a second cell array including a plurality of unit cells, each of which has a PMOS transistor and a capacitor, and a plurality of bit line pairs, wherein the second cell array provides a data signal stored in a unit cell selected from the unit cells to a second bit line pair selected from the bit line pairs, the second bit line pair containing a second bit line and a second bit line bar;
a second connection block for connecting/disconnecting the second line pair to/from the bit line sense amplifier;
a second reference cell block for transmitting a reference signal to the second bit line bar when the data signal is loaded on the second bit line and for transmitting the reference signal to the second bit line when the data signal is loaded on the second bit line bar; and
a second precharge block for equalizing voltage levels of the second bit line and the second bit line bar during the precharge period without supplying a precharge voltage to the second bit line pair.
32. The semiconductor memory device as recited in claim 31, wherein the second reference cell block and the second precharge block are activated when the second connection block is activated to thereby make the second bit line pair maintain the precharge voltage level.
33. The semiconductor memory device as recited in claim 31, wherein the second connection block includes:
a third connecting PMOS transistor for connecting the second bit line and the bit line sense amplifier in response to a second connection control signal; and
a fourth connecting PMOS transistor for connecting the second bit line bar and the bit line sense amplifier in response to the second connection control signal.
34. The semiconductor memory device as recited in claim 33, wherein the third and the fourth connecting PMOS transistors are turned on by a third negative voltage during a period where the data signal is loaded on the second bit line or the second bit line bar and are turned on by a fourth negative voltage during the other periods, wherein an absolute value of the third negative voltage is greater than those of threshold voltages of the third and the fourth connecting PMOS transistors and an absolute value of the fourth negative voltage is substantially the same as those of the threshold voltages of the third and the fourth PMOS transistors.
35. The semiconductor memory device as recited in claim 31, further comprising a second auxiliary bit line sense amplifier for amplifying and maintaining a line voltage of the second bit line pair to the ground voltage, where the line voltage is a voltage of the second bit line or that of the second bit line bar whose voltage level is lower than the other.
36. The semiconductor memory device as recited in claim 35, wherein the second auxiliary bit line sense amplifier includes:
a first NMOS transistor whose first terminal receives a signal which is enabled when the bit line sense amplifier is activated, the other terminal is coupled to the second bit line connected between the second cell array and the second connection block, and gate is coupled to the second bit line bar connected between the second cell array and the second connection block; and
a second NMOS transistor whose first terminal receives the signal which is enabled when the bit line sense amplifier is activated, the other terminal is coupled to the second bit line bar connected between the second cell array and the second connection block, and gate is coupled to the second bit line connected between the second cell array and the second connection block.
37. The semiconductor memory device as recited in claim 31, wherein the second precharge block includes a PMOS transistor for connecting the second bit line and the second bit line bar during the precharge period.
38. The semiconductor memory device as recited in claim 31, wherein the bit line sense amplifier includes:
a first sense amplifying PMOS transistor whose gate is connected to the first bit line bar by the first connection unit and to the second bit line bar by the second connection unit, wherein one terminal of the first sense amplifying PMOS transistor is coupled to a power supply voltage and the other terminal is coupled to the first bit line by the first connection unit and to the second bit line by the second connection unit;
a second sense amplifying PMOS transistor whose gate is connected to the first bit line by the first connection unit and to the second bit line by the second connection unit, wherein one terminal of the second sense amplifying PMOS transistor is coupled to the power supply voltage and the other terminal is connected to the first bit line bar by the first connection unit and to the second bit line bar by the second connection unit;
a first sense amplifying NMOS transistor whose gate is connected to the first bit line bar by the first connection unit and to the second bit line bar by the second connection unit, wherein one terminal of the first sense amplifying NMOS transistor is coupled to the first low voltage and the other terminal is connected to the first bit line by the first connection unit and to the second bit line by the second connection unit; and
a second sense amplifying NMOS transistor whose gate is connected to the first bit line by the first connection unit and to the second bit line by the second connection unit, wherein one terminal of the second sense amplifying NMOS transistor is coupled to the first low voltage and the other terminal is connected to the first bit line bar by the first connection unit and to the second bit line bar by the second connection unit.
39. The semiconductor memory device as recited in claim 38, further comprising a data input/output block for outputting a data signal sensed and amplified by the bit line sense amplifier to a data line and delivering a data signal inputted through the data line to the bit line sense amplifier.
40. The semiconductor memory device as recited in claim 39, wherein the data input/output block includes:
a first input/output MOS transistor whose gate receives an input/output control signal, first terminal is connected to the first and the second bit lines, and second terminal is coupled to a first data line; and
a second input/output MOS transistor whose gate receives the input/output control signal, first terminal is connected to the first and the second bit line bars, and second terminal is coupled to a second data line.
41. The semiconductor memory device as recited in claim 13, wherein the PMOS transistor in the unit cell is a finFET.
42. A method for driving a semiconductor memory device including a plurality of unit cells and a plurality of bit line pairs, comprising:
turning on a PMOS transistor included in a unit cell selected from the unit cells;
transmitting a data signal stored in the unit cell to a bit line in a corresponding bit line pair; and
sensing and amplifying a voltage difference between the bit line and a bit line bar of the corresponding bit line pair based on a first low voltage which is lower than a ground voltage.
43. The method as recited in claim 42, wherein the bit line receiving a high data is amplified as a power supply voltage and the bit line bar is amplified as the first low voltage.
44. The method as recited in claim 43, wherein absolute values of the first low voltage and the power supply voltage are the same.
45. The method as recited in claim 42, wherein the PMOS transistor is turned on in response to a second low voltage which is lower than the first low voltage.
46. The method as recited in claim 45, wherein an absolute value of the second low voltage is greater than that of a threshold voltage of the PMOS transistor.
47. The method as recited in claim 42, further comprising performing a clamping operation to thereby prevent the first low voltage from being transmitted to the bit line pair connected to the unit cell during sensing and amplifying a voltage difference between the bit line and a bit line bar.
48. The method as recited in claim 47, further comprising amplifying a lower voltage level of the bit line pair as the ground voltage level.
49. The method as recited in claim 47, further comprising outputting a data signal sense and amplified by a bit line sense amplifying unit through a data line in response to a read command.
50. The method as recited in claim 47, further comprising replacing a data signal latched by a bit line sense amplifying unit with a data signal transmitted through a data line in response to a write command.
51. The method as recited in claim 47, further comprising restoring a data signal latched by a bit line sense amplifying unit into the unit cell.
52. The method as recited in claim 42, wherein sensing and amplifying a voltage difference between the bit line and a bit line bar includes:
supplying a bit line bar of a second cell array adjacent to a first cell array including the unit cell corresponds to the data signal with a reference signal;
sensing and amplifying a voltage difference between the data signal and the reference signal.
53. The method as recited in claim 52, further comprising:
disconnecting bit lines configured in the first cell array among bit lines connected to a bit line sense amplifying unit from the bit line sense amplifying unit;
disconnecting bit line bars configured in the second cell array among bit line bars connected to the bit line sense amplifying unit from the bit line sense amplifying unit; and
amplifying voltages of the disconnected bit lines and bit line bars as the ground voltage.
54. The method as recited in claim 52, further comprising without supplying a precharge voltage during a precharge period floating voltage levels of the bit line and the bit line bar.
55. A method for driving a semiconductor memory device having a folded bit line structure and including a bit line sense amplifier, a first cell array and a second cell array sharing the bit line sense amplifier with the first cell array, comprising:
connecting a first bit line pair configured in the first cell array to the bit line sense amplifier and disconnecting a second bit line pair configured in the second cell array from the bit line sense amplifier;
activating a PMOS transistor of a unit cell selected from a plurality of unit cells configured in the first cell array to thereby transmit a data signal stored in the unit cell to a first bit line of the first bit line pair, wherein each unit cell has a PMOS transistor and a capacitor;
transmitting a reference signal to a first bit line bar of the first bit line pair; and
sensing and amplifying a voltage difference between the first bit line and the first bit line bar based on a power supply voltage and a first low voltage lower than a ground voltage.
56. The method as recited in claim 55, wherein one of the first bit line and the first bit line bar which receives a high level data is amplified as the power supply voltage and the other is amplified as the first low voltage.
57. The method as recited in claim 56, wherein absolute values of the first low voltage and the power supply voltage are the same.
58. The method as recited in claim 55, wherein the PMOS transistor is turned on in response to a second low voltage which is lower than the first low voltage.
59. The method as recited in claim 58, wherein an absolute value of the second low voltage is greater than that of a threshold voltage of the PMOS transistor.
60. The method as recited in claim 55, further comprising equalizing and floating the first bit line pair and the second bit line pair after disconnecting the first bit line pair from the bit line sense amplifier.
61. The method as recited in claim 55, wherein sensing and amplifying a voltage difference between the first bit line and the first bit line bar includes performing a clamping operation to thereby prevent the first low voltage from being transmitted to the first bit line pair connected to the unit cell.
62. The method as recited in claim 55, further comprising amplifying a lower voltage level of the first bit line pair as the ground voltage.
63. The method as recited in claim 55, further comprising outputting a data signal sensed and amplified and latched by the bit line sense amplifier through a data line in response to a read command.
64. The method as recited in claim 55, further comprising replacing a data signal sensed and amplified by the bit line sense amplifier with a data signal transmitted through a data line in response to a write command.
65. The method as recited in claim 55, further comprising restoring a data signal sensed and amplified by the bit line sense amplifier into the unit cell.
66. The method as recited in claim 55, wherein charge quantity of the reference signal has a value between charge quantity when the data signal transmitted to the first bit line is ‘0’ and a charge quantity when the data signal transmitted to the first bit line is ‘1’.
67. The method as recited in claim 66, wherein the charge quantity of the reference signal is half of a larger charge quantity of the charge quantity when the data signal transmitted to the first bit line is ‘0’ and the charge quantity when the data signal transmitted to the first bit line is ‘1’.
68. The method as recited in claim 56, further comprising precharging the second bit line pair while the first bit line pair is connected to the bit line sense amplifier.
69. The method as recited in claim 68, wherein the second bit line pair is precharged by using the reference signal.
70. A semiconductor memory device, comprising:
a first cell array including a plurality of unit cells each of which has a PMOS transistor and a capacitor and transmitting a first data signal stored in a unit cell selected from the plurality of unit cells to a first bit line;
a second cell array including a plurality of unit cells each of which has a PMOS transistor and a capacitor and transmitting a second data signal stored in a unit cell selected from the plurality of the unit cells to a second bit line;
a bit line sense amplifier for sensing and amplifying a voltage difference between the first bit line and the second bit line;
a reference cell block for transmitting a reference signal to the second bit line when the first data signal is loaded on the first bit line and transmitting the reference signal to the first bit line when the second data signal is loaded on the second bit line; and
a precharge block for equalizing the first bit line and the second bit line without supplying the first and the second bit lines with a precharge voltage during a precharge period.
71. The semiconductor memory device as recited in claim 70, wherein the precharge block includes a PMOS transistor for electrically connecting the first and the second bit lines during the precharge period.
72. The semiconductor memory device as recited in claim 70, wherein the reference cell block includes:
a reference capacitor whose one terminal is coupled to a reference power supply terminal for providing the reference signal;
a first switch for connecting the other terminal of the reference capacitor to the first bit line when the second data signal is delivered to the second bit line; and
a second switch for connecting the other terminal of the reference capacitor to the reference power supply terminal during the precharge period.
73. The semiconductor memory device as recited in claim 72, wherein a capacitance of the reference capacitor is substantially the same as that of the capacitor in the unit cell.
74. The semiconductor memory device as recited in claim 73, wherein each of the first and the second switches is a PMOS transistor.
75. The semiconductor memory device as recited in claim 73, wherein the reference power supply terminal provides one of a ground voltage, half of a power supply voltage, and the power supply voltage.
76. The semiconductor memory device as recited in claim 72, wherein the number of the reference capacitors included in the first reference cell block corresponds to the number of the bit line pairs included in the first cell array.
77. The semiconductor memory device as recited in claim 70, wherein the bit line sense amplifier performs an amplifying operation based on a first low voltage which is lower than a ground voltage.
78. The semiconductor memory device as recited in claim 77, wherein the PMOS transistor included in the unit cell is turned on in response to a second low voltage which is lower than the first low voltage.
79. The semiconductor memory device as recited in claim 78, wherein an absolute value of the first low voltage is greater than that of a threshold voltage of the PMOS transistor.
80. The semiconductor memory device as recited in claim 79, wherein the PMOS transistor is turned on in response to the second low voltage when the unit cell is activated and turned off in response to a power supply voltage when the unit cell is inactivated.
81. The semiconductor memory device as recited in claim 70, wherein the bit line sense amplifier amplifies the first or the second data signal based on a power supply voltage and a low voltage which is lower than a ground voltage.
82. The semiconductor memory device as recited in claim 81, wherein absolute values of the low voltage and the power supply voltage are the same.
83. The semiconductor memory device as recited in claim 77, further comprising:
a first connection block configured between the bit line sense amplifier and the first cell array for preventing the first low voltage from being supplied to the first bit line; and
a second connection block configured between the bit line sense amplifier and the second cell array for preventing the first low voltage from being supplied to the second bit line.
84. The semiconductor memory device as recited in claim 83, wherein the first connection block includes a first connecting PMOS transistor for connecting the first bit line and the bit line sense amplifier.
85. The semiconductor memory device as recited in claim 84, wherein the second connection block includes a second connecting PMOS transistor for connecting the second bit line and the bit line sense amplifier.
86. The semiconductor memory device as recited in claim 85, wherein the first and the second connecting PMOS transistors are turned on by a first negative voltage during a period where a data signal is loaded on one of the first and the second bit line and are turned on by a second negative voltage during the other periods, wherein an absolute value of the first negative voltage is greater than those of a threshold voltages of the first and the second connecting PMOS transistors and an absolute value of the second negative voltage is substantially the same as those of the threshold voltages of the first and the second PMOS transistors.
87. The semiconductor memory device as recited in claim 85, further comprising a first auxiliary bit line sense amplifier for amplifying and maintaining the lower one of the first bit line between the first cell array and the first connection block and the second bit line between the second cell array and the second connection block as the ground voltage level.
88. The semiconductor memory device as recited in claim 87, wherein the first auxiliary bit line sense amplifier includes:
a first NMOS transistor whose first terminal receives the signal which is enabled when the bit line sense amplifier is activated, the other terminal is coupled to the first bit line connected between the first cell array and the first connection block, and gate is coupled to the second bit line connected between the second cell array and the second connection block; and
a second NMOS transistor whose first terminal receives the signal which is enabled when the bit line sense amplifier is activated, the other terminal is coupled to the second bit line connected between the second cell array and the second connection block, and gate is coupled to the first bit line connected between the first cell array and the first connection block.
89. The semiconductor memory device as recited in claim 70, wherein the bit line sense amplifier includes:
a first sense amplifying PMOS transistor whose gate is connected to the second bit line by the second connection block, wherein one terminal of the first sense amplifying PMOS transistor is coupled to the power supply voltage and the other terminal is coupled to the first bit line;
a second sense amplifying PMOS transistor whose gate is connected to the first bit line by the first connection unit, wherein one terminal of the second sense amplifying PMOS transistor is coupled to the power supply voltage and the other terminal is connected to the first bit line by the first connection block;
a first sense amplifying NMOS transistor whose gate is connected to the second bit line by the second connection block, wherein one terminal of the first sense amplifying NMOS transistor is coupled to the first low voltage and the other terminal is connected to the first bit line by the first connection block; and
a second sense amplifying NMOS transistor whose gate is connected to the first bit line by the first connection unit, wherein one terminal of the first sense amplifying NMOS transistor is coupled to the first low voltage and the other terminal is connected to the second bit line by the second connection block.
90. The semiconductor memory device as recited in claim 89, further comprising a data input/output block for outputting a data signal sensed and amplified by the bit line sense amplifier through a data line and for delivering a data signal inputted from the data line to the bit line sense amplifier.
91. The semiconductor memory device as recited in claim 90, wherein the data input/output block includes:
a first input/output MOS transistor whose gate receives an input/output control signal, first terminal is connected to a common node of the first sense amplifying PMOS transistor and the first sense amplifying NMOS transistor, and second terminal is coupled to a first data line; and
a second input/output MOS transistor whose gate receives the input/output control signal, first terminal is connected to the common node of the second sense amplifying PMOS transistor and the secondt sense amplifying NMOS transistor, and second terminal is coupled to a second data line.
92. The semiconductor memory device as recited in claim 70, wherein the PMOS transistor in the unit cell is a finFET.
US11/340,868 2005-01-28 2006-01-27 Semiconductor memory device for low voltage Abandoned US20060181917A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/578,358 US8125844B2 (en) 2005-01-28 2009-10-13 Semiconductor memory device for low voltage

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020050008131A KR100673901B1 (en) 2005-01-28 2005-01-28 Semiconductor device for low voltage
KR2005-0008131 2005-01-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/578,358 Division US8125844B2 (en) 2005-01-28 2009-10-13 Semiconductor memory device for low voltage

Publications (1)

Publication Number Publication Date
US20060181917A1 true US20060181917A1 (en) 2006-08-17

Family

ID=36815425

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/340,868 Abandoned US20060181917A1 (en) 2005-01-28 2006-01-27 Semiconductor memory device for low voltage
US12/578,358 Expired - Fee Related US8125844B2 (en) 2005-01-28 2009-10-13 Semiconductor memory device for low voltage

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/578,358 Expired - Fee Related US8125844B2 (en) 2005-01-28 2009-10-13 Semiconductor memory device for low voltage

Country Status (2)

Country Link
US (2) US20060181917A1 (en)
KR (1) KR100673901B1 (en)

Cited By (151)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080037335A1 (en) * 2006-08-10 2008-02-14 Nec Electronics Corporation Semiconductor memory device
US20080142907A1 (en) * 2006-12-18 2008-06-19 Franz Kuttner Isolated multigate fet circuit blocks with different ground potentials
US20080259668A1 (en) * 2007-04-04 2008-10-23 Young-Sun Min Layout structure of bit line sense amplifiers for a semiconductor memory device
US20100046310A1 (en) * 2008-08-22 2010-02-25 Samsung Electronics Co., Ltd. Semiconductor memory device including memory cell array having dynamic memory cell, and sense amplifier thereof
US20130265834A1 (en) * 2012-04-10 2013-10-10 Micron Technology, Inc. Apparatuses and methods for improved memory operation times
WO2015041826A1 (en) * 2013-09-19 2015-03-26 Micron Technology, Inc. Data shifting
US20150325282A1 (en) * 2014-05-09 2015-11-12 Semiconductor Energy Laboratory Co., Ltd. Memory device and electronic device
US9412461B1 (en) * 2015-03-10 2016-08-09 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US9430191B2 (en) 2013-11-08 2016-08-30 Micron Technology, Inc. Division operations for memory
US9449674B2 (en) 2014-06-05 2016-09-20 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9449675B2 (en) 2013-10-31 2016-09-20 Micron Technology, Inc. Apparatuses and methods for identifying an extremum value stored in an array of memory cells
US9455020B2 (en) 2014-06-05 2016-09-27 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US9466340B2 (en) 2013-07-26 2016-10-11 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US9472265B2 (en) 2013-03-04 2016-10-18 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9496023B2 (en) 2014-06-05 2016-11-15 Micron Technology, Inc. Comparison operations on logical representations of values in memory
US9530475B2 (en) 2013-08-30 2016-12-27 Micron Technology, Inc. Independently addressable memory array address spaces
US9583163B2 (en) 2015-02-03 2017-02-28 Micron Technology, Inc. Loop structure for operations in memory
US9589607B2 (en) 2013-08-08 2017-03-07 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9589602B2 (en) 2014-09-03 2017-03-07 Micron Technology, Inc. Comparison operations in memory
US9659610B1 (en) 2016-05-18 2017-05-23 Micron Technology, Inc. Apparatuses and methods for shifting data
US9659605B1 (en) 2016-04-20 2017-05-23 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US9697876B1 (en) 2016-03-01 2017-07-04 Micron Technology, Inc. Vertical bit vector shift in memory
US9704541B2 (en) 2015-06-12 2017-07-11 Micron Technology, Inc. Simulating access lines
US9704540B2 (en) 2014-06-05 2017-07-11 Micron Technology, Inc. Apparatuses and methods for parity determination using sensing circuitry
US9711206B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9711207B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9741399B2 (en) 2015-03-11 2017-08-22 Micron Technology, Inc. Data shift by elements of a vector in memory
US9740607B2 (en) 2014-09-03 2017-08-22 Micron Technology, Inc. Swap operations in memory
US9747961B2 (en) 2014-09-03 2017-08-29 Micron Technology, Inc. Division operations in memory
US9747960B2 (en) 2014-12-01 2017-08-29 Micron Technology, Inc. Apparatuses and methods for converting a mask to an index
US9761300B1 (en) 2016-11-22 2017-09-12 Micron Technology, Inc. Data shift apparatuses and methods
US9767864B1 (en) 2016-07-21 2017-09-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in a sensing circuitry element
US9779019B2 (en) 2014-06-05 2017-10-03 Micron Technology, Inc. Data storage layout
US9779784B2 (en) 2014-10-29 2017-10-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9786335B2 (en) 2014-06-05 2017-10-10 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9805772B1 (en) 2016-10-20 2017-10-31 Micron Technology, Inc. Apparatuses and methods to selectively perform logical operations
US9818459B2 (en) 2016-04-19 2017-11-14 Micron Technology, Inc. Invert operations using sensing circuitry
US9830999B2 (en) 2014-06-05 2017-11-28 Micron Technology, Inc. Comparison operations in memory
US9836218B2 (en) 2014-10-03 2017-12-05 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US9847110B2 (en) 2014-09-03 2017-12-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector
US9892767B2 (en) 2016-02-12 2018-02-13 Micron Technology, Inc. Data gathering in memory
US9898252B2 (en) 2014-09-03 2018-02-20 Micron Technology, Inc. Multiplication operations in memory
US9899070B2 (en) 2016-02-19 2018-02-20 Micron Technology, Inc. Modified decode for corner turn
US9898253B2 (en) 2015-03-11 2018-02-20 Micron Technology, Inc. Division operations on variable length elements in memory
US9904515B2 (en) 2014-09-03 2018-02-27 Micron Technology, Inc. Multiplication operations in memory
US9905276B2 (en) 2015-12-21 2018-02-27 Micron Technology, Inc. Control of sensing components in association with performing operations
US9910637B2 (en) 2016-03-17 2018-03-06 Micron Technology, Inc. Signed division in memory
US9910787B2 (en) 2014-06-05 2018-03-06 Micron Technology, Inc. Virtual address table
US9921777B2 (en) 2015-06-22 2018-03-20 Micron Technology, Inc. Apparatuses and methods for data transfer from sensing circuitry to a controller
US9934856B2 (en) 2014-03-31 2018-04-03 Micron Technology, Inc. Apparatuses and methods for comparing data patterns in memory
US9940026B2 (en) 2014-10-03 2018-04-10 Micron Technology, Inc. Multidimensional contiguous memory allocation
US9952925B2 (en) 2016-01-06 2018-04-24 Micron Technology, Inc. Error code calculation on sensing circuitry
US9959923B2 (en) 2015-04-16 2018-05-01 Micron Technology, Inc. Apparatuses and methods to reverse data stored in memory
US9971541B2 (en) 2016-02-17 2018-05-15 Micron Technology, Inc. Apparatuses and methods for data movement
US9972367B2 (en) 2016-07-21 2018-05-15 Micron Technology, Inc. Shifting data in sensing circuitry
US9990181B2 (en) 2016-08-03 2018-06-05 Micron Technology, Inc. Apparatuses and methods for random number generation
US9996479B2 (en) 2015-08-17 2018-06-12 Micron Technology, Inc. Encryption of executables in computational memory
US9997232B2 (en) 2016-03-10 2018-06-12 Micron Technology, Inc. Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations
US9997212B1 (en) 2017-04-24 2018-06-12 Micron Technology, Inc. Accessing data in memory
US10014034B2 (en) 2016-10-06 2018-07-03 Micron Technology, Inc. Shifting data in sensing circuitry
US10013197B1 (en) 2017-06-01 2018-07-03 Micron Technology, Inc. Shift skip
US10032493B2 (en) 2015-01-07 2018-07-24 Micron Technology, Inc. Longest element length determination in memory
US10037785B2 (en) 2016-07-08 2018-07-31 Micron Technology, Inc. Scan chain operation in sensing circuitry
US10043570B1 (en) 2017-04-17 2018-08-07 Micron Technology, Inc. Signed element compare in memory
US10042608B2 (en) 2016-05-11 2018-08-07 Micron Technology, Inc. Signed division in memory
US10048888B2 (en) 2016-02-10 2018-08-14 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US10049707B2 (en) 2016-06-03 2018-08-14 Micron Technology, Inc. Shifting data
US10049721B1 (en) 2017-03-27 2018-08-14 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10049054B2 (en) 2015-04-01 2018-08-14 Micron Technology, Inc. Virtual register file
US10061590B2 (en) 2015-01-07 2018-08-28 Micron Technology, Inc. Generating and executing a control flow
US10068652B2 (en) 2014-09-03 2018-09-04 Micron Technology, Inc. Apparatuses and methods for determining population count
US10068664B1 (en) 2017-05-19 2018-09-04 Micron Technology, Inc. Column repair in memory
US10073786B2 (en) 2015-05-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US10074407B2 (en) 2014-06-05 2018-09-11 Micron Technology, Inc. Apparatuses and methods for performing invert operations using sensing circuitry
US10074416B2 (en) 2016-03-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for data movement
US10073635B2 (en) 2014-12-01 2018-09-11 Micron Technology, Inc. Multiple endianness compatibility
US10120740B2 (en) 2016-03-22 2018-11-06 Micron Technology, Inc. Apparatus and methods for debugging on a memory device
US10140104B2 (en) 2015-04-14 2018-11-27 Micron Technology, Inc. Target architecture determination
US10147467B2 (en) 2017-04-17 2018-12-04 Micron Technology, Inc. Element value comparison in memory
US10146537B2 (en) 2015-03-13 2018-12-04 Micron Technology, Inc. Vector population count determination in memory
US10147480B2 (en) 2014-10-24 2018-12-04 Micron Technology, Inc. Sort operation in memory
US10153008B2 (en) 2016-04-20 2018-12-11 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US10152271B1 (en) 2017-06-07 2018-12-11 Micron Technology, Inc. Data replication
US10162005B1 (en) 2017-08-09 2018-12-25 Micron Technology, Inc. Scan chain operations
US10163467B2 (en) 2014-10-16 2018-12-25 Micron Technology, Inc. Multiple endianness compatibility
US10185674B2 (en) 2017-03-22 2019-01-22 Micron Technology, Inc. Apparatus and methods for in data path compute operations
US10199088B2 (en) 2016-03-10 2019-02-05 Micron Technology, Inc. Apparatuses and methods for cache invalidate
US10236038B2 (en) 2017-05-15 2019-03-19 Micron Technology, Inc. Bank to bank data transfer
US20190096446A1 (en) * 2017-09-27 2019-03-28 Samsung Electronics Co., Ltd. Memory device including bit line sense amplifier for constantly controlling sensing operation
US10262701B2 (en) 2017-06-07 2019-04-16 Micron Technology, Inc. Data transfer between subarrays in memory
US10268389B2 (en) 2017-02-22 2019-04-23 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10289542B2 (en) 2015-02-06 2019-05-14 Micron Technology, Inc. Apparatuses and methods for memory device as a store for block program instructions
US10303632B2 (en) 2016-07-26 2019-05-28 Micron Technology, Inc. Accessing status information
US10319865B2 (en) * 2016-08-29 2019-06-11 Lg Display Co., Ltd. Pressure detecting apparatus and method of driving the same
US10318168B2 (en) 2017-06-19 2019-06-11 Micron Technology, Inc. Apparatuses and methods for simultaneous in data path compute operations
US10332586B1 (en) 2017-12-19 2019-06-25 Micron Technology, Inc. Apparatuses and methods for subrow addressing
US10346092B2 (en) 2017-08-31 2019-07-09 Micron Technology, Inc. Apparatuses and methods for in-memory operations using timing circuitry
US10365851B2 (en) 2015-03-12 2019-07-30 Micron Technology, Inc. Apparatuses and methods for data movement
US10373666B2 (en) 2016-11-08 2019-08-06 Micron Technology, Inc. Apparatuses and methods for compute components formed over an array of memory cells
US10379772B2 (en) 2016-03-16 2019-08-13 Micron Technology, Inc. Apparatuses and methods for operations using compressed and decompressed data
US10388393B2 (en) 2016-03-22 2019-08-20 Micron Technology, Inc. Apparatus and methods for debugging on a host and memory device
US10388360B2 (en) 2016-07-19 2019-08-20 Micron Technology, Inc. Utilization of data stored in an edge section of an array
US10387299B2 (en) 2016-07-20 2019-08-20 Micron Technology, Inc. Apparatuses and methods for transferring data
US10387046B2 (en) 2016-06-22 2019-08-20 Micron Technology, Inc. Bank to bank data transfer
US10387058B2 (en) 2016-09-29 2019-08-20 Micron Technology, Inc. Apparatuses and methods to change data category values
US10402340B2 (en) 2017-02-21 2019-09-03 Micron Technology, Inc. Memory array page table walk
US10403352B2 (en) 2017-02-22 2019-09-03 Micron Technology, Inc. Apparatuses and methods for compute in data path
US10409739B2 (en) 2017-10-24 2019-09-10 Micron Technology, Inc. Command selection policy
US10416927B2 (en) 2017-08-31 2019-09-17 Micron Technology, Inc. Processing in memory
US10423353B2 (en) 2016-11-11 2019-09-24 Micron Technology, Inc. Apparatuses and methods for memory alignment
US10430244B2 (en) 2016-03-28 2019-10-01 Micron Technology, Inc. Apparatuses and methods to determine timing of operations
US10437557B2 (en) 2018-01-31 2019-10-08 Micron Technology, Inc. Determination of a match between data values stored by several arrays
US10440341B1 (en) 2018-06-07 2019-10-08 Micron Technology, Inc. Image processor formed in an array of memory cells
US10453502B2 (en) 2016-04-04 2019-10-22 Micron Technology, Inc. Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions
US10468087B2 (en) 2016-07-28 2019-11-05 Micron Technology, Inc. Apparatuses and methods for operations in a self-refresh state
US10466928B2 (en) 2016-09-15 2019-11-05 Micron Technology, Inc. Updating a register in memory
US10474581B2 (en) 2016-03-25 2019-11-12 Micron Technology, Inc. Apparatuses and methods for cache operations
US10483978B1 (en) 2018-10-16 2019-11-19 Micron Technology, Inc. Memory device processing
US10496286B2 (en) 2015-02-06 2019-12-03 Micron Technology, Inc. Apparatuses and methods for parallel writing to multiple memory device structures
US10522210B2 (en) 2017-12-14 2019-12-31 Micron Technology, Inc. Apparatuses and methods for subarray addressing
US10522199B2 (en) 2015-02-06 2019-12-31 Micron Technology, Inc. Apparatuses and methods for scatter and gather
US10522212B2 (en) 2015-03-10 2019-12-31 Micron Technology, Inc. Apparatuses and methods for shift decisions
US10529409B2 (en) 2016-10-13 2020-01-07 Micron Technology, Inc. Apparatuses and methods to perform logical operations using sensing circuitry
US10534553B2 (en) 2017-08-30 2020-01-14 Micron Technology, Inc. Memory array accessibility
US10586586B1 (en) * 2018-11-07 2020-03-10 Micron Technology, Inc. Apparatuses including threshold voltage compensated sense amplifiers and methods for compensating same
US10607665B2 (en) 2016-04-07 2020-03-31 Micron Technology, Inc. Span mask generation
US10606587B2 (en) 2016-08-24 2020-03-31 Micron Technology, Inc. Apparatus and methods related to microcode instructions indicating instruction types
US10614875B2 (en) 2018-01-30 2020-04-07 Micron Technology, Inc. Logical operations using memory cells
US10725696B2 (en) 2018-04-12 2020-07-28 Micron Technology, Inc. Command selection policy with read priority
US10733089B2 (en) 2016-07-20 2020-08-04 Micron Technology, Inc. Apparatuses and methods for write address tracking
US10741239B2 (en) 2017-08-31 2020-08-11 Micron Technology, Inc. Processing in memory device including a row address strobe manager
US10825501B2 (en) * 2017-02-07 2020-11-03 Micron Technology, Inc. Pre-writing memory cells of an array
US10838899B2 (en) 2017-03-21 2020-11-17 Micron Technology, Inc. Apparatuses and methods for in-memory data switching networks
US10943644B1 (en) 2020-02-19 2021-03-09 Micron Technology, Inc. Apparatuses including threshold voltage compensated sense amplifiers and methods for compensating same
US10942843B2 (en) 2017-04-25 2021-03-09 Micron Technology, Inc. Storing data elements of different lengths in respective adjacent rows or columns according to memory shapes
US10956439B2 (en) 2016-02-19 2021-03-23 Micron Technology, Inc. Data transfer with a bit vector operation device
US10977033B2 (en) 2016-03-25 2021-04-13 Micron Technology, Inc. Mask patterns generated in memory from seed vectors
US11029951B2 (en) 2016-08-15 2021-06-08 Micron Technology, Inc. Smallest or largest value element determination
US11074988B2 (en) 2016-03-22 2021-07-27 Micron Technology, Inc. Apparatus and methods for debugging on a host and memory device
US11175915B2 (en) 2018-10-10 2021-11-16 Micron Technology, Inc. Vector registers implemented in memory
US11184446B2 (en) 2018-12-05 2021-11-23 Micron Technology, Inc. Methods and apparatus for incentivizing participation in fog networks
US11194477B2 (en) 2018-01-31 2021-12-07 Micron Technology, Inc. Determination of a match between data values stored by three or more arrays
US11222260B2 (en) 2017-03-22 2022-01-11 Micron Technology, Inc. Apparatuses and methods for operating neural networks
US11227641B1 (en) 2020-07-21 2022-01-18 Micron Technology, Inc. Arithmetic operations in memory
US11360768B2 (en) 2019-08-14 2022-06-14 Micron Technolgy, Inc. Bit string operations in memory
US11398264B2 (en) 2019-07-08 2022-07-26 Micron Technology, Inc. Methods and apparatus for dynamically adjusting performance of partitioned memory
US11397688B2 (en) 2018-10-10 2022-07-26 Micron Technology, Inc. Coherent memory access
US11449577B2 (en) 2019-11-20 2022-09-20 Micron Technology, Inc. Methods and apparatus for performing video processing matrix operations within a memory array
TWI793536B (en) * 2020-09-18 2023-02-21 日商鎧俠股份有限公司 Memory system and power circuit
US11853385B2 (en) 2019-12-05 2023-12-26 Micron Technology, Inc. Methods and apparatus for performing diversity matrix operations within a memory array
US11928177B2 (en) 2022-09-19 2024-03-12 Micron Technology, Inc. Methods and apparatus for performing video processing matrix operations within a memory array

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8320209B2 (en) * 2010-05-05 2012-11-27 Stmicroelectronics International N.V. Sense amplifier using reference signal through standard MOS and DRAM capacitor
US8477550B2 (en) * 2010-05-05 2013-07-02 Stmicroelectronics International N.V. Pass-gated bump sense amplifier for embedded drams
US8686415B2 (en) * 2010-12-17 2014-04-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR20150127184A (en) * 2013-03-15 2015-11-16 실리콘 스토리지 테크놀로지 인크 High speed and low power sense amplifier
JP6538426B2 (en) 2014-05-30 2019-07-03 株式会社半導体エネルギー研究所 Semiconductor device and electronic device
CN109166598B (en) * 2018-08-17 2024-02-06 长鑫存储技术有限公司 Sense amplifier circuit, memory and signal amplifying method

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4169233A (en) * 1978-02-24 1979-09-25 Rockwell International Corporation High performance CMOS sense amplifier
US5654913A (en) * 1995-02-08 1997-08-05 Matsushita Electric Industrial Co., Ltd Apparatus and method for extending data retention time of semiconductor storage circuit
US6052324A (en) * 1999-02-17 2000-04-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device capable of fast sensing operation
US6456535B2 (en) * 2000-02-28 2002-09-24 Micron Technology, Inc. Dynamic flash memory cells with ultra thin tunnel oxides
US6608772B2 (en) * 2001-01-17 2003-08-19 Mitsubishi Denki Kabushiki Kaisha Low-power semiconductor memory device
US6661700B2 (en) * 2001-07-18 2003-12-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US6714065B2 (en) * 2001-10-26 2004-03-30 Renesas Technology Corp. Semiconductor device including power supply circuit conducting charge pumping operation
US6738282B2 (en) * 2002-01-12 2004-05-18 Samsung Electronics Co., Ltd. Random access memory and method for controlling operations of reading, writing, and refreshing data of the same
US6775177B2 (en) * 2002-05-17 2004-08-10 Renesas Technology Corp. Semiconductor memory device switchable to twin memory cell configuration
US6781915B2 (en) * 2002-01-22 2004-08-24 Renesas Technology Corp. Semiconductor memory device
US6846139B2 (en) * 2000-12-15 2005-01-25 National Steel Car Limited Coil car with internal walkway
US6888749B2 (en) * 2000-02-28 2005-05-03 Micron Technology, Inc. P-channel dynamic flash memory cells with ultrathin tunnel oxides
US6903961B2 (en) * 2003-01-17 2005-06-07 Renesas Technology Corp. Semiconductor memory device having twin-cell units
US6940743B2 (en) * 2003-06-11 2005-09-06 Samsung Electronics Co. Ltd. Semiconductor memory devices for outputting bit cell data without separate reference voltage generator and related methods of outputting bit cell data
US6952377B2 (en) * 2003-10-29 2005-10-04 Samsung Electronics Co., Ltd. Memory device and method for writing data in memory cell with boosted bitline voltage
US6967887B2 (en) * 1998-02-02 2005-11-22 Walker Darryl G Semiconductor memory device including a double-gate dynamic random access memory cell having reduced current leakage
US6992928B2 (en) * 2002-04-11 2006-01-31 Elpida Memory, Inc. Semiconductor memory device with an improved memory cell structure and method of operating the same
US7009869B2 (en) * 2002-11-27 2006-03-07 Infineon Technologies Ag Dynamic memory cell
US7110311B2 (en) * 2004-06-15 2006-09-19 Atmel Corporation Sense amplifier for reduced sense delay in low power mode
US7119384B2 (en) * 2001-06-28 2006-10-10 Infineon Technologies Ag Field effect transistor and method for fabricating it
US7193884B2 (en) * 2004-11-19 2007-03-20 Hitachi, Ltd. Semiconductor memory device
US7218548B2 (en) * 2005-03-31 2007-05-15 Hynix Semiconductor Inc. Semiconductor memory device for low voltage
US7248495B2 (en) * 2001-05-21 2007-07-24 Renesas Technology Corp. Semiconductor memory device

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100218244B1 (en) * 1995-05-27 1999-09-01 윤종용 Data read circuit of a non-volatile semiconductor memory device
US5675530A (en) * 1995-08-02 1997-10-07 Matsushita Electric Industrial Co., Ltd. Ferroelectric memory device
WO1997036300A1 (en) * 1996-03-25 1997-10-02 Matsushita Electronics Corporation Ferroelectric storage device
KR100224673B1 (en) * 1996-12-13 1999-10-15 윤종용 Non-volatile ferroelectric memory device and driving method thereof
KR100527552B1 (en) * 1999-04-03 2005-11-09 주식회사 하이닉스반도체 Semi-conductor memory device
JP4049519B2 (en) * 2000-07-17 2008-02-20 松下電器産業株式会社 Ferroelectric memory device
US6510093B1 (en) * 2001-10-18 2003-01-21 International Business Machines Corporation Method and apparatus for cycle time reduction in a memory system using alternating reference cells and isolated sense lines
US6787835B2 (en) * 2002-06-11 2004-09-07 Hitachi, Ltd. Semiconductor memories
KR100600056B1 (en) * 2004-10-30 2006-07-13 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100562652B1 (en) * 2004-10-30 2006-03-20 주식회사 하이닉스반도체 Semiconductor device for low voltage
US7046565B1 (en) * 2005-02-22 2006-05-16 International Business Machines Corporation Bi-mode sense amplifier with dual utilization of the reference cells and dual precharge scheme for improving data retention
KR100649351B1 (en) * 2005-03-31 2006-11-27 주식회사 하이닉스반도체 Semiconductor device for low voltage
KR100652794B1 (en) * 2005-03-31 2006-12-01 주식회사 하이닉스반도체 Semiconductor device for low voltage
US7414896B2 (en) * 2005-09-13 2008-08-19 Infineon Technologies Ag Technique to suppress bitline leakage current

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4169233A (en) * 1978-02-24 1979-09-25 Rockwell International Corporation High performance CMOS sense amplifier
US5654913A (en) * 1995-02-08 1997-08-05 Matsushita Electric Industrial Co., Ltd Apparatus and method for extending data retention time of semiconductor storage circuit
US6967887B2 (en) * 1998-02-02 2005-11-22 Walker Darryl G Semiconductor memory device including a double-gate dynamic random access memory cell having reduced current leakage
US6052324A (en) * 1999-02-17 2000-04-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device capable of fast sensing operation
US6456535B2 (en) * 2000-02-28 2002-09-24 Micron Technology, Inc. Dynamic flash memory cells with ultra thin tunnel oxides
US6888749B2 (en) * 2000-02-28 2005-05-03 Micron Technology, Inc. P-channel dynamic flash memory cells with ultrathin tunnel oxides
US6846139B2 (en) * 2000-12-15 2005-01-25 National Steel Car Limited Coil car with internal walkway
US6608772B2 (en) * 2001-01-17 2003-08-19 Mitsubishi Denki Kabushiki Kaisha Low-power semiconductor memory device
US7248495B2 (en) * 2001-05-21 2007-07-24 Renesas Technology Corp. Semiconductor memory device
US7119384B2 (en) * 2001-06-28 2006-10-10 Infineon Technologies Ag Field effect transistor and method for fabricating it
US6661700B2 (en) * 2001-07-18 2003-12-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US6714065B2 (en) * 2001-10-26 2004-03-30 Renesas Technology Corp. Semiconductor device including power supply circuit conducting charge pumping operation
US6738282B2 (en) * 2002-01-12 2004-05-18 Samsung Electronics Co., Ltd. Random access memory and method for controlling operations of reading, writing, and refreshing data of the same
US6781915B2 (en) * 2002-01-22 2004-08-24 Renesas Technology Corp. Semiconductor memory device
US6992928B2 (en) * 2002-04-11 2006-01-31 Elpida Memory, Inc. Semiconductor memory device with an improved memory cell structure and method of operating the same
US6775177B2 (en) * 2002-05-17 2004-08-10 Renesas Technology Corp. Semiconductor memory device switchable to twin memory cell configuration
US7009869B2 (en) * 2002-11-27 2006-03-07 Infineon Technologies Ag Dynamic memory cell
US6903961B2 (en) * 2003-01-17 2005-06-07 Renesas Technology Corp. Semiconductor memory device having twin-cell units
US6940743B2 (en) * 2003-06-11 2005-09-06 Samsung Electronics Co. Ltd. Semiconductor memory devices for outputting bit cell data without separate reference voltage generator and related methods of outputting bit cell data
US6952377B2 (en) * 2003-10-29 2005-10-04 Samsung Electronics Co., Ltd. Memory device and method for writing data in memory cell with boosted bitline voltage
US7110311B2 (en) * 2004-06-15 2006-09-19 Atmel Corporation Sense amplifier for reduced sense delay in low power mode
US7193884B2 (en) * 2004-11-19 2007-03-20 Hitachi, Ltd. Semiconductor memory device
US7218548B2 (en) * 2005-03-31 2007-05-15 Hynix Semiconductor Inc. Semiconductor memory device for low voltage

Cited By (405)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080037335A1 (en) * 2006-08-10 2008-02-14 Nec Electronics Corporation Semiconductor memory device
US7826272B2 (en) * 2006-08-10 2010-11-02 Nec Electronics Corporation Semiconductor memory device
US20080142907A1 (en) * 2006-12-18 2008-06-19 Franz Kuttner Isolated multigate fet circuit blocks with different ground potentials
US8368144B2 (en) 2006-12-18 2013-02-05 Infineon Technologies Ag Isolated multigate FET circuit blocks with different ground potentials
US20080259668A1 (en) * 2007-04-04 2008-10-23 Young-Sun Min Layout structure of bit line sense amplifiers for a semiconductor memory device
US7869239B2 (en) * 2007-04-04 2011-01-11 Samsung Electronics Co., Ltd. Layout structure of bit line sense amplifiers for a semiconductor memory device
US20110103166A1 (en) * 2007-04-04 2011-05-05 Samsung Electronics Co., Ltd. Layout structure of bit line sense amplifiers for a semiconductor memory device
US8310853B2 (en) * 2007-04-04 2012-11-13 Samsung Electronics Co., Ltd. Layout structure of bit line sense amplifiers for a semiconductor memory device
US20100046310A1 (en) * 2008-08-22 2010-02-25 Samsung Electronics Co., Ltd. Semiconductor memory device including memory cell array having dynamic memory cell, and sense amplifier thereof
US7889564B2 (en) * 2008-08-22 2011-02-15 Samsung Electronics Co., Ltd. Semiconductor memory device including memory cell array having dynamic memory cell, and sense amplifier thereof
US20130265834A1 (en) * 2012-04-10 2013-10-10 Micron Technology, Inc. Apparatuses and methods for improved memory operation times
US8958256B2 (en) * 2012-04-10 2015-02-17 Micron Technology, Inc. Apparatuses and methods for improved memory operation times
US9892766B2 (en) 2013-03-04 2018-02-13 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US11727963B2 (en) 2013-03-04 2023-08-15 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9959913B2 (en) 2013-03-04 2018-05-01 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US11276439B2 (en) 2013-03-04 2022-03-15 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10431264B2 (en) 2013-03-04 2019-10-01 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9472265B2 (en) 2013-03-04 2016-10-18 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10153009B2 (en) 2013-03-04 2018-12-11 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10796733B2 (en) 2013-03-04 2020-10-06 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9466340B2 (en) 2013-07-26 2016-10-11 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US10643673B2 (en) 2013-07-26 2020-05-05 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US9799378B2 (en) 2013-07-26 2017-10-24 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US10056122B2 (en) 2013-07-26 2018-08-21 Micron Technology, Inc. Apparatuses and methods for performing compare operations using sensing circuitry
US9589607B2 (en) 2013-08-08 2017-03-07 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10535384B2 (en) 2013-08-08 2020-01-14 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9899068B2 (en) 2013-08-08 2018-02-20 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US11495274B2 (en) 2013-08-08 2022-11-08 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10186303B2 (en) 2013-08-08 2019-01-22 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10878863B2 (en) 2013-08-08 2020-12-29 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9530475B2 (en) 2013-08-30 2016-12-27 Micron Technology, Inc. Independently addressable memory array address spaces
US9019785B2 (en) 2013-09-19 2015-04-28 Micron Technology, Inc. Data shifting via a number of isolation devices
US9437256B2 (en) 2013-09-19 2016-09-06 Micron Technology, Inc. Data shifting
US10043556B2 (en) 2013-09-19 2018-08-07 Micron Technology, Inc. Data shifting
CN105684087A (en) * 2013-09-19 2016-06-15 美光科技公司 Data shifting
US9830955B2 (en) 2013-09-19 2017-11-28 Micron Technology, Inc. Data shifting
WO2015041826A1 (en) * 2013-09-19 2015-03-26 Micron Technology, Inc. Data shifting
US9449675B2 (en) 2013-10-31 2016-09-20 Micron Technology, Inc. Apparatuses and methods for identifying an extremum value stored in an array of memory cells
US9430191B2 (en) 2013-11-08 2016-08-30 Micron Technology, Inc. Division operations for memory
US10055196B2 (en) 2013-11-08 2018-08-21 Micron Technology, Inc. Division operations for memory
US10579336B2 (en) 2013-11-08 2020-03-03 Micron Technology, Inc. Division operations for memory
US11393531B2 (en) 2014-03-31 2022-07-19 Micron Technology, Inc. Apparatuses and methods for comparing data patterns in memory
US9934856B2 (en) 2014-03-31 2018-04-03 Micron Technology, Inc. Apparatuses and methods for comparing data patterns in memory
US10726919B2 (en) 2014-03-31 2020-07-28 Micron Technology, Inc. Apparatuses and methods for comparing data patterns in memory
US10304523B2 (en) * 2014-05-09 2019-05-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising memory devices each comprising sense amplifier and memory cell
US20150325282A1 (en) * 2014-05-09 2015-11-12 Semiconductor Energy Laboratory Co., Ltd. Memory device and electronic device
US11238920B2 (en) 2014-06-05 2022-02-01 Micron Technology, Inc. Comparison operations in memory
US9711207B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US10453499B2 (en) 2014-06-05 2019-10-22 Micron Technology, Inc. Apparatuses and methods for performing an in-place inversion using sensing circuitry
US10424350B2 (en) 2014-06-05 2019-09-24 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9830999B2 (en) 2014-06-05 2017-11-28 Micron Technology, Inc. Comparison operations in memory
US10290344B2 (en) 2014-06-05 2019-05-14 Micron Technology, Inc. Performing logical operations using sensing circuitry
US10839867B2 (en) 2014-06-05 2020-11-17 Micron Technology, Inc. Apparatuses and methods for parity determination using sensing circuitry
US10839892B2 (en) 2014-06-05 2020-11-17 Micron Technology, Inc. Comparison operations in memory
US10255193B2 (en) 2014-06-05 2019-04-09 Micron Technology, Inc. Virtual address table
US9779019B2 (en) 2014-06-05 2017-10-03 Micron Technology, Inc. Data storage layout
US10249350B2 (en) 2014-06-05 2019-04-02 Micron Technology, Inc. Apparatuses and methods for parity determination using sensing circuitry
US10754787B2 (en) 2014-06-05 2020-08-25 Micron Technology, Inc. Virtual address table
US10490257B2 (en) 2014-06-05 2019-11-26 Micron Technology, Inc. Comparison operations in memory
US10734038B2 (en) 2014-06-05 2020-08-04 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9496023B2 (en) 2014-06-05 2016-11-15 Micron Technology, Inc. Comparison operations on logical representations of values in memory
US10210911B2 (en) 2014-06-05 2019-02-19 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry in a memory device
US10360147B2 (en) 2014-06-05 2019-07-23 Micron Technology, Inc. Data storage layout
US9786335B2 (en) 2014-06-05 2017-10-10 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9910787B2 (en) 2014-06-05 2018-03-06 Micron Technology, Inc. Virtual address table
US9455020B2 (en) 2014-06-05 2016-09-27 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US10090041B2 (en) 2014-06-05 2018-10-02 Micro Technology, Inc. Performing logical operations using sensing circuitry
US10381065B2 (en) 2014-06-05 2019-08-13 Micron Technology, Inc. Performing logical operations using sensing circuitry
US10074407B2 (en) 2014-06-05 2018-09-11 Micron Technology, Inc. Apparatuses and methods for performing invert operations using sensing circuitry
US10593418B2 (en) 2014-06-05 2020-03-17 Micron Technology, Inc. Comparison operations in memory
US9704540B2 (en) 2014-06-05 2017-07-11 Micron Technology, Inc. Apparatuses and methods for parity determination using sensing circuitry
US10304519B2 (en) 2014-06-05 2019-05-28 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US9711206B2 (en) 2014-06-05 2017-07-18 Micron Technology, Inc. Performing logical operations using sensing circuitry
US10522211B2 (en) 2014-06-05 2019-12-31 Micron Technology, Inc. Performing logical operations using sensing circuitry
US11120850B2 (en) 2014-06-05 2021-09-14 Micron Technology, Inc. Performing logical operations using sensing circuitry
US9449674B2 (en) 2014-06-05 2016-09-20 Micron Technology, Inc. Performing logical operations using sensing circuitry
US11205497B2 (en) 2014-06-05 2021-12-21 Micron Technology, Inc. Comparison operations in memory
US11422933B2 (en) 2014-06-05 2022-08-23 Micron Technology, Inc. Data storage layout
US9741427B2 (en) 2014-06-05 2017-08-22 Micron Technology, Inc. Performing logical operations using sensing circuitry
US11355178B2 (en) 2014-06-05 2022-06-07 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US9940981B2 (en) 2014-09-03 2018-04-10 Micron Technology, Inc. Division operations in memory
US9904515B2 (en) 2014-09-03 2018-02-27 Micron Technology, Inc. Multiplication operations in memory
US10705798B2 (en) 2014-09-03 2020-07-07 Micron Technology, Inc. Multiplication operations in memory
US9589602B2 (en) 2014-09-03 2017-03-07 Micron Technology, Inc. Comparison operations in memory
US10713011B2 (en) 2014-09-03 2020-07-14 Micron Technology, Inc. Multiplication operations in memory
US9740607B2 (en) 2014-09-03 2017-08-22 Micron Technology, Inc. Swap operations in memory
US10409554B2 (en) 2014-09-03 2019-09-10 Micron Technology, Inc. Multiplication operations in memory
US9779789B2 (en) 2014-09-03 2017-10-03 Micron Technology, Inc. Comparison operations in memory
US10068652B2 (en) 2014-09-03 2018-09-04 Micron Technology, Inc. Apparatuses and methods for determining population count
US10032491B2 (en) 2014-09-03 2018-07-24 Micron Technology, Inc. Apparatuses and methods for storing a data value in multiple columns
US10559360B2 (en) 2014-09-03 2020-02-11 Micron Technology, Inc. Apparatuses and methods for determining population count
US10157126B2 (en) 2014-09-03 2018-12-18 Micron Technology, Inc. Swap operations in memory
US9898252B2 (en) 2014-09-03 2018-02-20 Micron Technology, Inc. Multiplication operations in memory
US9940985B2 (en) 2014-09-03 2018-04-10 Micron Technology, Inc. Comparison operations in memory
US9847110B2 (en) 2014-09-03 2017-12-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector
US9747961B2 (en) 2014-09-03 2017-08-29 Micron Technology, Inc. Division operations in memory
US10409555B2 (en) 2014-09-03 2019-09-10 Micron Technology, Inc. Multiplication operations in memory
US10861563B2 (en) 2014-09-03 2020-12-08 Micron Technology, Inc. Apparatuses and methods for determining population count
US9940026B2 (en) 2014-10-03 2018-04-10 Micron Technology, Inc. Multidimensional contiguous memory allocation
US11768600B2 (en) 2014-10-03 2023-09-26 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US10540093B2 (en) 2014-10-03 2020-01-21 Micron Technology, Inc. Multidimensional contiguous memory allocation
US10261691B2 (en) 2014-10-03 2019-04-16 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US9836218B2 (en) 2014-10-03 2017-12-05 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US10956043B2 (en) 2014-10-03 2021-03-23 Micron Technology, Inc. Computing reduction and prefix sum operations in memory
US10593377B2 (en) 2014-10-16 2020-03-17 Micron Technology, Inc. Multiple endianness compatibility
US10163467B2 (en) 2014-10-16 2018-12-25 Micron Technology, Inc. Multiple endianness compatibility
US10984842B2 (en) 2014-10-16 2021-04-20 Micron Technology, Inc. Multiple endianness compatibility
US10147480B2 (en) 2014-10-24 2018-12-04 Micron Technology, Inc. Sort operation in memory
US10685699B2 (en) 2014-10-24 2020-06-16 Micron Technology, Inc. Sort operation in memory
US11315626B2 (en) 2014-10-24 2022-04-26 Micron Technology, Inc. Sort operation in memory
US10074406B2 (en) 2014-10-29 2018-09-11 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9779784B2 (en) 2014-10-29 2017-10-03 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US10529387B2 (en) 2014-10-29 2020-01-07 Micron Technology, Inc. Apparatuses and methods for performing logical operations using sensing circuitry
US9747960B2 (en) 2014-12-01 2017-08-29 Micron Technology, Inc. Apparatuses and methods for converting a mask to an index
US10983706B2 (en) 2014-12-01 2021-04-20 Micron Technology, Inc. Multiple endianness compatibility
US10073635B2 (en) 2014-12-01 2018-09-11 Micron Technology, Inc. Multiple endianness compatibility
US10460773B2 (en) 2014-12-01 2019-10-29 Micron Technology, Inc. Apparatuses and methods for converting a mask to an index
US10037786B2 (en) 2014-12-01 2018-07-31 Micron Technology, Inc. Apparatuses and methods for converting a mask to an index
US10387055B2 (en) 2014-12-01 2019-08-20 Micron Technology, Inc. Multiple endianness compatibility
US10593376B2 (en) 2015-01-07 2020-03-17 Micron Technology, Inc. Longest element length determination in memory
US10032493B2 (en) 2015-01-07 2018-07-24 Micron Technology, Inc. Longest element length determination in memory
US11334362B2 (en) 2015-01-07 2022-05-17 Micron Technology, Inc. Generating and executing a control flow
US11726791B2 (en) 2015-01-07 2023-08-15 Micron Technology, Inc. Generating and executing a control flow
US10782980B2 (en) 2015-01-07 2020-09-22 Micron Technology, Inc. Generating and executing a control flow
US10984841B2 (en) 2015-01-07 2021-04-20 Micron Technology, Inc. Longest element length determination in memory
US10061590B2 (en) 2015-01-07 2018-08-28 Micron Technology, Inc. Generating and executing a control flow
US10176851B2 (en) 2015-02-03 2019-01-08 Micron Technology, Inc. Loop structure for operations in memory
US9583163B2 (en) 2015-02-03 2017-02-28 Micron Technology, Inc. Loop structure for operations in memory
US11681440B2 (en) 2015-02-06 2023-06-20 Micron Technology, Inc. Apparatuses and methods for parallel writing to multiple memory device structures
US10942652B2 (en) 2015-02-06 2021-03-09 Micron Technology, Inc. Apparatuses and methods for parallel writing to multiple memory device structures
US10289542B2 (en) 2015-02-06 2019-05-14 Micron Technology, Inc. Apparatuses and methods for memory device as a store for block program instructions
US10522199B2 (en) 2015-02-06 2019-12-31 Micron Technology, Inc. Apparatuses and methods for scatter and gather
US10817414B2 (en) 2015-02-06 2020-10-27 Micron Technology, Inc. Apparatuses and methods for memory device as a store for block program instructions
US10964358B2 (en) 2015-02-06 2021-03-30 Micron Technology, Inc. Apparatuses and methods for scatter and gather
US11263123B2 (en) 2015-02-06 2022-03-01 Micron Technology, Inc. Apparatuses and methods for memory device as a store for program instructions
US10496286B2 (en) 2015-02-06 2019-12-03 Micron Technology, Inc. Apparatuses and methods for parallel writing to multiple memory device structures
US11482260B2 (en) 2015-02-06 2022-10-25 Micron Technology, Inc. Apparatuses and methods for scatter and gather
US10522212B2 (en) 2015-03-10 2019-12-31 Micron Technology, Inc. Apparatuses and methods for shift decisions
US9412461B1 (en) * 2015-03-10 2016-08-09 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
US11107520B2 (en) 2015-03-10 2021-08-31 Micron Technology, Inc. Apparatuses and methods for shift decisions
US9741399B2 (en) 2015-03-11 2017-08-22 Micron Technology, Inc. Data shift by elements of a vector in memory
US9898253B2 (en) 2015-03-11 2018-02-20 Micron Technology, Inc. Division operations on variable length elements in memory
US9928887B2 (en) 2015-03-11 2018-03-27 Micron Technology, Inc. Data shift by elements of a vector in memory
US11614877B2 (en) 2015-03-12 2023-03-28 Micron Technology, Inc. Apparatuses and methods for data movement
US10936235B2 (en) 2015-03-12 2021-03-02 Micron Technology, Inc. Apparatuses and methods for data movement
US10365851B2 (en) 2015-03-12 2019-07-30 Micron Technology, Inc. Apparatuses and methods for data movement
US10146537B2 (en) 2015-03-13 2018-12-04 Micron Technology, Inc. Vector population count determination in memory
US10896042B2 (en) 2015-03-13 2021-01-19 Micron Technology, Inc. Vector population count determination via comparison iterations in memory
US11663005B2 (en) 2015-03-13 2023-05-30 Micron Technology, Inc. Vector population count determination via comparsion iterations in memory
US10963398B2 (en) 2015-04-01 2021-03-30 Micron Technology, Inc. Virtual register file
US10049054B2 (en) 2015-04-01 2018-08-14 Micron Technology, Inc. Virtual register file
US11782688B2 (en) 2015-04-14 2023-10-10 Micron Technology, Inc. Target architecture determination
US10795653B2 (en) 2015-04-14 2020-10-06 Micron Technology, Inc. Target architecture determination
US11237808B2 (en) 2015-04-14 2022-02-01 Micron Technology, Inc. Target architecture determination
US10140104B2 (en) 2015-04-14 2018-11-27 Micron Technology, Inc. Target architecture determination
US10418092B2 (en) 2015-04-16 2019-09-17 Micron Technology, Inc. Apparatuses and methods to reverse data stored in memory
US10878884B2 (en) 2015-04-16 2020-12-29 Micron Technology, Inc. Apparatuses and methods to reverse data stored in memory
US9959923B2 (en) 2015-04-16 2018-05-01 Micron Technology, Inc. Apparatuses and methods to reverse data stored in memory
US10073786B2 (en) 2015-05-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US11599475B2 (en) 2015-05-28 2023-03-07 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US10372612B2 (en) 2015-05-28 2019-08-06 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US10970218B2 (en) 2015-05-28 2021-04-06 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
US9704541B2 (en) 2015-06-12 2017-07-11 Micron Technology, Inc. Simulating access lines
US10431263B2 (en) 2015-06-12 2019-10-01 Micron Technology, Inc. Simulating access lines
US9990966B2 (en) 2015-06-12 2018-06-05 Micron Technology, Inc. Simulating access lines
US9921777B2 (en) 2015-06-22 2018-03-20 Micron Technology, Inc. Apparatuses and methods for data transfer from sensing circuitry to a controller
US11106389B2 (en) 2015-06-22 2021-08-31 Micron Technology, Inc. Apparatuses and methods for data transfer from sensing circuitry to a controller
US10157019B2 (en) 2015-06-22 2018-12-18 Micron Technology, Inc. Apparatuses and methods for data transfer from sensing circuitry to a controller
US10691620B2 (en) 2015-08-17 2020-06-23 Micron Technology, Inc. Encryption of executables in computational memory
US9996479B2 (en) 2015-08-17 2018-06-12 Micron Technology, Inc. Encryption of executables in computational memory
US11625336B2 (en) 2015-08-17 2023-04-11 Micron Technology, Inc. Encryption of executables in computational memory
US10236037B2 (en) 2015-12-21 2019-03-19 Micron Technology, Inc. Data transfer in sensing components
US9905276B2 (en) 2015-12-21 2018-02-27 Micron Technology, Inc. Control of sensing components in association with performing operations
US9952925B2 (en) 2016-01-06 2018-04-24 Micron Technology, Inc. Error code calculation on sensing circuitry
US10152374B2 (en) 2016-01-06 2018-12-11 Micron Technology, Inc. Error code calculation on sensing circuitry
US11593200B2 (en) 2016-01-06 2023-02-28 Micron Technology, Inc. Error code calculation on sensing circuitry
US10949299B2 (en) 2016-01-06 2021-03-16 Micron Technology, Inc. Error code calculation on sensing circuitry
US10423486B2 (en) 2016-01-06 2019-09-24 Micron Technology, Inc. Error code calculation on sensing circuitry
US11340983B2 (en) 2016-01-06 2022-05-24 Micron Technology, Inc. Error code calculation on sensing circuitry
US11513713B2 (en) 2016-02-10 2022-11-29 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US10048888B2 (en) 2016-02-10 2018-08-14 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US10915263B2 (en) 2016-02-10 2021-02-09 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US10324654B2 (en) 2016-02-10 2019-06-18 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
US9892767B2 (en) 2016-02-12 2018-02-13 Micron Technology, Inc. Data gathering in memory
US10026459B2 (en) 2016-02-12 2018-07-17 Micron Technology, Inc. Data gathering in memory
US11010085B2 (en) 2016-02-17 2021-05-18 Micron Technology, Inc. Apparatuses and methods for data movement
US11614878B2 (en) 2016-02-17 2023-03-28 Micron Technology, Inc. Apparatuses and methods for data movement
US9971541B2 (en) 2016-02-17 2018-05-15 Micron Technology, Inc. Apparatuses and methods for data movement
US10353618B2 (en) 2016-02-17 2019-07-16 Micron Technology, Inc. Apparatuses and methods for data movement
US10217499B2 (en) 2016-02-19 2019-02-26 Micron Technology, Inc. Modified decode for corner turn
US11816123B2 (en) 2016-02-19 2023-11-14 Micron Technology, Inc. Data transfer with a bit vector operation device
US10783942B2 (en) 2016-02-19 2020-09-22 Micron Technology, Inc. Modified decode for corner turn
US9899070B2 (en) 2016-02-19 2018-02-20 Micron Technology, Inc. Modified decode for corner turn
US10956439B2 (en) 2016-02-19 2021-03-23 Micron Technology, Inc. Data transfer with a bit vector operation device
US9697876B1 (en) 2016-03-01 2017-07-04 Micron Technology, Inc. Vertical bit vector shift in memory
US9947376B2 (en) 2016-03-01 2018-04-17 Micron Technology, Inc. Vertical bit vector shift in memory
US10199088B2 (en) 2016-03-10 2019-02-05 Micron Technology, Inc. Apparatuses and methods for cache invalidate
US10878883B2 (en) 2016-03-10 2020-12-29 Micron Technology, Inc. Apparatuses and methods for cache invalidate
US10902906B2 (en) 2016-03-10 2021-01-26 Micron Technology, Inc. Apparatuses and methods for logic/memory devices
US9997232B2 (en) 2016-03-10 2018-06-12 Micron Technology, Inc. Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations
US10262721B2 (en) 2016-03-10 2019-04-16 Micron Technology, Inc. Apparatuses and methods for cache invalidate
US11594274B2 (en) 2016-03-10 2023-02-28 Micron Technology, Inc. Processing in memory (PIM)capable memory device having timing circuity to control timing of operations
US11915741B2 (en) 2016-03-10 2024-02-27 Lodestar Licensing Group Llc Apparatuses and methods for logic/memory devices
US10559347B2 (en) 2016-03-10 2020-02-11 Micron Technology, Inc. Processing in memory (PIM) capable memory device having timing circuitry to control timing of operations
US10379772B2 (en) 2016-03-16 2019-08-13 Micron Technology, Inc. Apparatuses and methods for operations using compressed and decompressed data
US11314429B2 (en) 2016-03-16 2022-04-26 Micron Technology, Inc. Apparatuses and methods for operations using compressed and decompressed data
US9910637B2 (en) 2016-03-17 2018-03-06 Micron Technology, Inc. Signed division in memory
US10409557B2 (en) 2016-03-17 2019-09-10 Micron Technology, Inc. Signed division in memory
US10120740B2 (en) 2016-03-22 2018-11-06 Micron Technology, Inc. Apparatus and methods for debugging on a memory device
US11074988B2 (en) 2016-03-22 2021-07-27 Micron Technology, Inc. Apparatus and methods for debugging on a host and memory device
US10388393B2 (en) 2016-03-22 2019-08-20 Micron Technology, Inc. Apparatus and methods for debugging on a host and memory device
US10817360B2 (en) 2016-03-22 2020-10-27 Micron Technology, Inc. Apparatus and methods for debugging on a memory device
US11775296B2 (en) 2016-03-25 2023-10-03 Micron Technology, Inc. Mask patterns generated in memory from seed vectors
US11126557B2 (en) 2016-03-25 2021-09-21 Micron Technology, Inc. Apparatuses and methods for cache operations
US10977033B2 (en) 2016-03-25 2021-04-13 Micron Technology, Inc. Mask patterns generated in memory from seed vectors
US10474581B2 (en) 2016-03-25 2019-11-12 Micron Technology, Inc. Apparatuses and methods for cache operations
US11693783B2 (en) 2016-03-25 2023-07-04 Micron Technology, Inc. Apparatuses and methods for cache operations
US10698734B2 (en) 2016-03-28 2020-06-30 Micron Technology, Inc. Apparatuses and methods to determine timing of operations
US10430244B2 (en) 2016-03-28 2019-10-01 Micron Technology, Inc. Apparatuses and methods to determine timing of operations
US11016811B2 (en) 2016-03-28 2021-05-25 Micron Technology, Inc. Apparatuses and methods to determine timing of operations
US10074416B2 (en) 2016-03-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for data movement
US10482948B2 (en) 2016-03-28 2019-11-19 Micron Technology, Inc. Apparatuses and methods for data movement
US11107510B2 (en) 2016-04-04 2021-08-31 Micron Technology, Inc. Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions
US10453502B2 (en) 2016-04-04 2019-10-22 Micron Technology, Inc. Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions
US11557326B2 (en) 2016-04-04 2023-01-17 Micron Techology, Inc. Memory power coordination
US11437079B2 (en) 2016-04-07 2022-09-06 Micron Technology, Inc. Span mask generation
US10607665B2 (en) 2016-04-07 2020-03-31 Micron Technology, Inc. Span mask generation
US10643674B2 (en) 2016-04-19 2020-05-05 Micron Technology, Inc. Invert operations using sensing circuitry
US9818459B2 (en) 2016-04-19 2017-11-14 Micron Technology, Inc. Invert operations using sensing circuitry
US10134453B2 (en) 2016-04-19 2018-11-20 Micron Technology, Inc. Invert operations using sensing circuitry
US9990967B2 (en) 2016-04-20 2018-06-05 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US9659605B1 (en) 2016-04-20 2017-05-23 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US10153008B2 (en) 2016-04-20 2018-12-11 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US10699756B2 (en) 2016-04-20 2020-06-30 Micron Technology, Inc. Apparatuses and methods for performing corner turn operations using sensing circuitry
US10042608B2 (en) 2016-05-11 2018-08-07 Micron Technology, Inc. Signed division in memory
US10540144B2 (en) 2016-05-11 2020-01-21 Micron Technology, Inc. Signed division in memory
US9899064B2 (en) 2016-05-18 2018-02-20 Micron Technology, Inc. Apparatuses and methods for shifting data
US9659610B1 (en) 2016-05-18 2017-05-23 Micron Technology, Inc. Apparatuses and methods for shifting data
US10658017B2 (en) 2016-06-03 2020-05-19 Micron Technology, Inc. Shifting data
US10049707B2 (en) 2016-06-03 2018-08-14 Micron Technology, Inc. Shifting data
US10311922B2 (en) 2016-06-03 2019-06-04 Micron Technology, Inc. Shifting data
US11755206B2 (en) 2016-06-22 2023-09-12 Micron Technology, Inc. Bank to bank data transfer
US10929023B2 (en) 2016-06-22 2021-02-23 Micron Technology, Inc. Bank to bank data transfer
US10387046B2 (en) 2016-06-22 2019-08-20 Micron Technology, Inc. Bank to bank data transfer
US10037785B2 (en) 2016-07-08 2018-07-31 Micron Technology, Inc. Scan chain operation in sensing circuitry
US10388334B2 (en) 2016-07-08 2019-08-20 Micron Technology, Inc. Scan chain operation in sensing circuitry
US10388360B2 (en) 2016-07-19 2019-08-20 Micron Technology, Inc. Utilization of data stored in an edge section of an array
US11468944B2 (en) 2016-07-19 2022-10-11 Micron Technology, Inc. Utilization of data stored in an edge section of an array
US10699772B2 (en) 2016-07-19 2020-06-30 Micron Technology, Inc. Utilization of instructions stored in an edge section of an array of memory cells
US10733089B2 (en) 2016-07-20 2020-08-04 Micron Technology, Inc. Apparatuses and methods for write address tracking
US10387299B2 (en) 2016-07-20 2019-08-20 Micron Technology, Inc. Apparatuses and methods for transferring data
US10929283B2 (en) 2016-07-20 2021-02-23 Micron Technology, Inc. Apparatuses and methods for transferring data
US11513945B2 (en) 2016-07-20 2022-11-29 Micron Technology, Inc. Apparatuses and methods for transferring data using a cache
US9767864B1 (en) 2016-07-21 2017-09-19 Micron Technology, Inc. Apparatuses and methods for storing a data value in a sensing circuitry element
US9972367B2 (en) 2016-07-21 2018-05-15 Micron Technology, Inc. Shifting data in sensing circuitry
US10242722B2 (en) 2016-07-21 2019-03-26 Micron Technology, Inc. Shifting data in sensing circuitry
US10360949B2 (en) 2016-07-21 2019-07-23 Micron Technology, Inc. Apparatuses and methods for storing a data value in a sensing circuitry element
US10789996B2 (en) 2016-07-21 2020-09-29 Micron Technology, Inc. Shifting data in sensing circuitry
US10839870B2 (en) 2016-07-21 2020-11-17 Micron Technology, Inc. Apparatuses and methods for storing a data value in a sensing circuitry element
US9966116B2 (en) 2016-07-21 2018-05-08 Micron Technology, Inc. Apparatuses and methods for storing a data value in a sensing circuitry element
US10725952B2 (en) 2016-07-26 2020-07-28 Micron Technology, Inc. Accessing status information
US10303632B2 (en) 2016-07-26 2019-05-28 Micron Technology, Inc. Accessing status information
US11664064B2 (en) 2016-07-28 2023-05-30 Micron Technology, Inc. Apparatuses and methods for operations in a self-refresh state
US10468087B2 (en) 2016-07-28 2019-11-05 Micron Technology, Inc. Apparatuses and methods for operations in a self-refresh state
US11282563B2 (en) 2016-07-28 2022-03-22 Micron Technology, Inc. Apparatuses and methods for operations in a self-refresh state
US10152304B2 (en) 2016-08-03 2018-12-11 Micron Technology, Inc. Apparatuses and methods for random number generation
US9990181B2 (en) 2016-08-03 2018-06-05 Micron Technology, Inc. Apparatuses and methods for random number generation
US10387121B2 (en) 2016-08-03 2019-08-20 Micron Technology, Inc. Apparatuses and methods for random number generation
US11029951B2 (en) 2016-08-15 2021-06-08 Micron Technology, Inc. Smallest or largest value element determination
US11526355B2 (en) 2016-08-15 2022-12-13 Micron Technology, Inc. Smallest or largest value element determination
US11061671B2 (en) 2016-08-24 2021-07-13 Micron Technology, Inc. Apparatus and methods related to microcode instructions indicating instruction types
US10606587B2 (en) 2016-08-24 2020-03-31 Micron Technology, Inc. Apparatus and methods related to microcode instructions indicating instruction types
US11842191B2 (en) 2016-08-24 2023-12-12 Micron Technology, Inc. Apparatus and methods related to microcode instructions indicating instruction types
US10319865B2 (en) * 2016-08-29 2019-06-11 Lg Display Co., Ltd. Pressure detecting apparatus and method of driving the same
US10466928B2 (en) 2016-09-15 2019-11-05 Micron Technology, Inc. Updating a register in memory
US11625194B2 (en) 2016-09-15 2023-04-11 Micron Technology, Inc. Updating a register in memory
US11055026B2 (en) 2016-09-15 2021-07-06 Micron Technology, Inc. Updating a register in memory
US11422720B2 (en) 2016-09-29 2022-08-23 Micron Technology, Inc. Apparatuses and methods to change data category values
US10387058B2 (en) 2016-09-29 2019-08-20 Micron Technology, Inc. Apparatuses and methods to change data category values
US10976943B2 (en) 2016-09-29 2021-04-13 Micron Technology, Inc. Apparatuses and methods to change data category values
US10725680B2 (en) 2016-09-29 2020-07-28 Micron Technology, Inc. Apparatuses and methods to change data category values
US10014034B2 (en) 2016-10-06 2018-07-03 Micron Technology, Inc. Shifting data in sensing circuitry
US10242721B2 (en) 2016-10-06 2019-03-26 Micron Technology, Inc. Shifting data in sensing circuitry
US10600473B2 (en) 2016-10-13 2020-03-24 Micron Technology, Inc. Apparatuses and methods to perform logical operations using sensing circuitry
US10529409B2 (en) 2016-10-13 2020-01-07 Micron Technology, Inc. Apparatuses and methods to perform logical operations using sensing circuitry
US10971214B2 (en) 2016-10-13 2021-04-06 Micron Technology, Inc. Apparatuses and methods to perform logical operations using sensing circuitry
US9805772B1 (en) 2016-10-20 2017-10-31 Micron Technology, Inc. Apparatuses and methods to selectively perform logical operations
US10854247B2 (en) 2016-10-20 2020-12-01 Micron Technology, Inc. Apparatuses and methods to selectively perform logical operations
US10388333B2 (en) 2016-10-20 2019-08-20 Micron Technology, Inc. Apparatuses and methods to selectively perform logical operations
US10854269B2 (en) 2016-11-08 2020-12-01 Micron Technology, Inc. Apparatuses and methods for compute components formed over an array of memory cells
US10373666B2 (en) 2016-11-08 2019-08-06 Micron Technology, Inc. Apparatuses and methods for compute components formed over an array of memory cells
US11238914B2 (en) 2016-11-08 2022-02-01 Micron Technology, Inc. Apparatuses and methods for compute components formed over an array of memory cells
US10423353B2 (en) 2016-11-11 2019-09-24 Micron Technology, Inc. Apparatuses and methods for memory alignment
US11693576B2 (en) 2016-11-11 2023-07-04 Micron Technology, Inc. Apparatuses and methods for memory alignment
US11048428B2 (en) 2016-11-11 2021-06-29 Micron Technology, Inc. Apparatuses and methods for memory alignment
US9761300B1 (en) 2016-11-22 2017-09-12 Micron Technology, Inc. Data shift apparatuses and methods
US9940990B1 (en) 2016-11-22 2018-04-10 Micron Technology, Inc. Data shift apparatuses and methods
US10825501B2 (en) * 2017-02-07 2020-11-03 Micron Technology, Inc. Pre-writing memory cells of an array
US11127450B2 (en) 2017-02-07 2021-09-21 Micron Technology, Inc. Pre-writing memory cells of an array
US10402340B2 (en) 2017-02-21 2019-09-03 Micron Technology, Inc. Memory array page table walk
US11182304B2 (en) 2017-02-21 2021-11-23 Micron Technology, Inc. Memory array page table walk
US11663137B2 (en) 2017-02-21 2023-05-30 Micron Technology, Inc. Memory array page table walk
US10403352B2 (en) 2017-02-22 2019-09-03 Micron Technology, Inc. Apparatuses and methods for compute in data path
US11682449B2 (en) 2017-02-22 2023-06-20 Micron Technology, Inc. Apparatuses and methods for compute in data path
US10915249B2 (en) 2017-02-22 2021-02-09 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US11011220B2 (en) 2017-02-22 2021-05-18 Micron Technology, Inc. Apparatuses and methods for compute in data path
US10540097B2 (en) 2017-02-22 2020-01-21 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10268389B2 (en) 2017-02-22 2019-04-23 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US11474965B2 (en) 2017-03-21 2022-10-18 Micron Technology, Inc. Apparatuses and methods for in-memory data switching networks
US10838899B2 (en) 2017-03-21 2020-11-17 Micron Technology, Inc. Apparatuses and methods for in-memory data switching networks
US10185674B2 (en) 2017-03-22 2019-01-22 Micron Technology, Inc. Apparatus and methods for in data path compute operations
US10817442B2 (en) 2017-03-22 2020-10-27 Micron Technology, Inc. Apparatus and methods for in data path compute operations
US11048652B2 (en) 2017-03-22 2021-06-29 Micron Technology, Inc. Apparatus and methods for in data path compute operations
US11222260B2 (en) 2017-03-22 2022-01-11 Micron Technology, Inc. Apparatuses and methods for operating neural networks
US10452578B2 (en) 2017-03-22 2019-10-22 Micron Technology, Inc. Apparatus and methods for in data path compute operations
US11550742B2 (en) 2017-03-22 2023-01-10 Micron Technology, Inc. Apparatus and methods for in data path compute operations
US11769053B2 (en) 2017-03-22 2023-09-26 Micron Technology, Inc. Apparatuses and methods for operating neural networks
US11410717B2 (en) 2017-03-27 2022-08-09 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10446221B2 (en) 2017-03-27 2019-10-15 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10878885B2 (en) 2017-03-27 2020-12-29 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10049721B1 (en) 2017-03-27 2018-08-14 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10147467B2 (en) 2017-04-17 2018-12-04 Micron Technology, Inc. Element value comparison in memory
US10043570B1 (en) 2017-04-17 2018-08-07 Micron Technology, Inc. Signed element compare in memory
US10622034B2 (en) 2017-04-17 2020-04-14 Micron Technology, Inc. Element value comparison in memory
US9997212B1 (en) 2017-04-24 2018-06-12 Micron Technology, Inc. Accessing data in memory
US10304502B2 (en) 2017-04-24 2019-05-28 Micron Technology, Inc. Accessing data in memory
US10147468B2 (en) 2017-04-24 2018-12-04 Micron Technology, Inc. Accessing data in memory
US11494296B2 (en) 2017-04-25 2022-11-08 Micron Technology, Inc. Memory shapes
US10942843B2 (en) 2017-04-25 2021-03-09 Micron Technology, Inc. Storing data elements of different lengths in respective adjacent rows or columns according to memory shapes
US10796736B2 (en) 2017-05-15 2020-10-06 Micron Technology, Inc. Bank to bank data transfer
US11514957B2 (en) 2017-05-15 2022-11-29 Micron Technology, Inc. Bank to bank data transfer
US10236038B2 (en) 2017-05-15 2019-03-19 Micron Technology, Inc. Bank to bank data transfer
US10418123B2 (en) 2017-05-19 2019-09-17 Micron Technology, Inc. Column repair in memory
US10068664B1 (en) 2017-05-19 2018-09-04 Micron Technology, Inc. Column repair in memory
US10013197B1 (en) 2017-06-01 2018-07-03 Micron Technology, Inc. Shift skip
US10496310B2 (en) 2017-06-01 2019-12-03 Micron Technology, Inc. Shift skip
US10510381B2 (en) 2017-06-07 2019-12-17 Micron Technology, Inc. Data transfer between subarrays in memory
US10152271B1 (en) 2017-06-07 2018-12-11 Micron Technology, Inc. Data replication
US10262701B2 (en) 2017-06-07 2019-04-16 Micron Technology, Inc. Data transfer between subarrays in memory
US11526293B2 (en) 2017-06-07 2022-12-13 Micron Technology, Inc. Data replication
US10776037B2 (en) 2017-06-07 2020-09-15 Micron Technology, Inc. Data replication
US10878856B2 (en) 2017-06-07 2020-12-29 Micron Technology, Inc. Data transfer between subarrays in memory
US10795582B2 (en) 2017-06-19 2020-10-06 Micron Technology, Inc. Apparatuses and methods for simultaneous in data path compute operations
US10318168B2 (en) 2017-06-19 2019-06-11 Micron Technology, Inc. Apparatuses and methods for simultaneous in data path compute operations
US11693561B2 (en) 2017-06-19 2023-07-04 Micron Technology, Inc. Apparatuses and methods for simultaneous in data path compute operations
US11372550B2 (en) 2017-06-19 2022-06-28 Micron Technology, Inc. Apparatuses and methods for simultaneous in data path compute operations
US10162005B1 (en) 2017-08-09 2018-12-25 Micron Technology, Inc. Scan chain operations
US10712389B2 (en) 2017-08-09 2020-07-14 Micron Technology, Inc. Scan chain operations
US10534553B2 (en) 2017-08-30 2020-01-14 Micron Technology, Inc. Memory array accessibility
US11886715B2 (en) 2017-08-30 2024-01-30 Lodestar Licensing Group Llc Memory array accessibility
US11182085B2 (en) 2017-08-30 2021-11-23 Micron Technology, Inc. Memory array accessibility
US10741239B2 (en) 2017-08-31 2020-08-11 Micron Technology, Inc. Processing in memory device including a row address strobe manager
US11894045B2 (en) 2017-08-31 2024-02-06 Lodestar Licensing Group, Llc Processing in memory implementing VLIW controller
US11675538B2 (en) 2017-08-31 2023-06-13 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US11276457B2 (en) 2017-08-31 2022-03-15 Micron Technology, Inc. Processing in memory
US11586389B2 (en) 2017-08-31 2023-02-21 Micron Technology, Inc. Processing in memory
US10628085B2 (en) 2017-08-31 2020-04-21 Micron Technology, Inc. Processing in memory
US10346092B2 (en) 2017-08-31 2019-07-09 Micron Technology, Inc. Apparatuses and methods for in-memory operations using timing circuitry
US11016706B2 (en) 2017-08-31 2021-05-25 Micron Technology, Inc. Apparatuses for in-memory operations
US11163495B2 (en) 2017-08-31 2021-11-02 Micron Technology, Inc. Processing in memory
US10416927B2 (en) 2017-08-31 2019-09-17 Micron Technology, Inc. Processing in memory
US10658014B2 (en) * 2017-09-27 2020-05-19 Samsung Electronics Co., Ltd. Memory device with memory cell blocks, bit line sense amplifier blocks, and control circuit connected to bit line sense amplifier blocks to control constant levels of currents supplied to sensing driving voltage lines
US20190096446A1 (en) * 2017-09-27 2019-03-28 Samsung Electronics Co., Ltd. Memory device including bit line sense amplifier for constantly controlling sensing operation
US11288214B2 (en) 2017-10-24 2022-03-29 Micron Technology, Inc. Command selection policy
US10409739B2 (en) 2017-10-24 2019-09-10 Micron Technology, Inc. Command selection policy
US10831682B2 (en) 2017-10-24 2020-11-10 Micron Technology, Inc. Command selection policy
US10867662B2 (en) 2017-12-14 2020-12-15 Micron Technology, Inc. Apparatuses and methods for subarray addressing
US10741241B2 (en) 2017-12-14 2020-08-11 Micron Technology, Inc. Apparatuses and methods for subarray addressing in a memory device
US10522210B2 (en) 2017-12-14 2019-12-31 Micron Technology, Inc. Apparatuses and methods for subarray addressing
US10438653B2 (en) 2017-12-19 2019-10-08 Micron Technology, Inc. Apparatuses and methods for subrow addressing
US10839890B2 (en) 2017-12-19 2020-11-17 Micron Technology, Inc. Apparatuses and methods for subrow addressing
US10332586B1 (en) 2017-12-19 2019-06-25 Micron Technology, Inc. Apparatuses and methods for subrow addressing
US10614875B2 (en) 2018-01-30 2020-04-07 Micron Technology, Inc. Logical operations using memory cells
US11404109B2 (en) 2018-01-30 2022-08-02 Micron Technology, Inc. Logical operations using memory cells
US11194477B2 (en) 2018-01-31 2021-12-07 Micron Technology, Inc. Determination of a match between data values stored by three or more arrays
US10908876B2 (en) 2018-01-31 2021-02-02 Micron Technology, Inc. Determination of a match between data values stored by several arrays
US10437557B2 (en) 2018-01-31 2019-10-08 Micron Technology, Inc. Determination of a match between data values stored by several arrays
US10725736B2 (en) 2018-01-31 2020-07-28 Micron Technology, Inc. Determination of a match between data values stored by several arrays
US11593027B2 (en) 2018-04-12 2023-02-28 Micron Technology, Inc. Command selection policy with read priority
US10725696B2 (en) 2018-04-12 2020-07-28 Micron Technology, Inc. Command selection policy with read priority
US10877694B2 (en) 2018-04-12 2020-12-29 Micron Technology, Inc. Command selection policy with read priority
US10440341B1 (en) 2018-06-07 2019-10-08 Micron Technology, Inc. Image processor formed in an array of memory cells
US11445157B2 (en) 2018-06-07 2022-09-13 Micron Technology, Inc. Image processor formed in an array of memory cells
US10897605B2 (en) 2018-06-07 2021-01-19 Micron Technology, Inc. Image processor formed in an array of memory cells
US11175915B2 (en) 2018-10-10 2021-11-16 Micron Technology, Inc. Vector registers implemented in memory
US11556339B2 (en) 2018-10-10 2023-01-17 Micron Technology, Inc. Vector registers implemented in memory
US11397688B2 (en) 2018-10-10 2022-07-26 Micron Technology, Inc. Coherent memory access
US11620228B2 (en) 2018-10-10 2023-04-04 Micron Technology, Inc. Coherent memory access
US10581434B1 (en) 2018-10-16 2020-03-03 Micron Technology, Inc. Memory device processing
US11728813B2 (en) 2018-10-16 2023-08-15 Micron Technology, Inc. Memory device processing
US11050425B2 (en) 2018-10-16 2021-06-29 Micron Technology, Inc. Memory device processing
US10483978B1 (en) 2018-10-16 2019-11-19 Micron Technology, Inc. Memory device processing
US10586586B1 (en) * 2018-11-07 2020-03-10 Micron Technology, Inc. Apparatuses including threshold voltage compensated sense amplifiers and methods for compensating same
US11184446B2 (en) 2018-12-05 2021-11-23 Micron Technology, Inc. Methods and apparatus for incentivizing participation in fog networks
US11398264B2 (en) 2019-07-08 2022-07-26 Micron Technology, Inc. Methods and apparatus for dynamically adjusting performance of partitioned memory
US11714640B2 (en) 2019-08-14 2023-08-01 Micron Technology, Inc. Bit string operations in memory
US11709673B2 (en) 2019-08-14 2023-07-25 Micron Technology, Inc. Bit string operations in memory
US11360768B2 (en) 2019-08-14 2022-06-14 Micron Technolgy, Inc. Bit string operations in memory
US11449577B2 (en) 2019-11-20 2022-09-20 Micron Technology, Inc. Methods and apparatus for performing video processing matrix operations within a memory array
US11853385B2 (en) 2019-12-05 2023-12-26 Micron Technology, Inc. Methods and apparatus for performing diversity matrix operations within a memory array
US10943644B1 (en) 2020-02-19 2021-03-09 Micron Technology, Inc. Apparatuses including threshold voltage compensated sense amplifiers and methods for compensating same
US11227641B1 (en) 2020-07-21 2022-01-18 Micron Technology, Inc. Arithmetic operations in memory
US11727964B2 (en) 2020-07-21 2023-08-15 Micron Technology, Inc. Arithmetic operations in memory
TWI793536B (en) * 2020-09-18 2023-02-21 日商鎧俠股份有限公司 Memory system and power circuit
US11928177B2 (en) 2022-09-19 2024-03-12 Micron Technology, Inc. Methods and apparatus for performing video processing matrix operations within a memory array

Also Published As

Publication number Publication date
US8125844B2 (en) 2012-02-28
US20100027362A1 (en) 2010-02-04
KR100673901B1 (en) 2007-01-25
KR20060087205A (en) 2006-08-02

Similar Documents

Publication Publication Date Title
US8125844B2 (en) Semiconductor memory device for low voltage
US7251174B2 (en) Semiconductor memory device for low power system
US7221606B2 (en) Semiconductor memory device for low power system comprising sense amplifier with operating voltages lower/higher than ground/voltage supply and auxiliary sense amplifier
USRE45036E1 (en) Semiconductor memory device
US7218548B2 (en) Semiconductor memory device for low voltage
KR100275345B1 (en) Circuit and method of compensating for threshold value of transistor used in semiconductor circuit
JP2010055695A (en) Semiconductor memory device and control method therefor
EP2421002B1 (en) VSS-sensing amplifier
US7336522B2 (en) Apparatus and method to reduce undesirable effects caused by a fault in a memory device
US7924644B2 (en) Semiconductor memory device including floating body transistor memory cell array and method of operating the same
US7126867B2 (en) Semiconductor memory device for low power system
US7359268B2 (en) Semiconductor memory device for low voltage
US7145821B2 (en) Semiconductor memory device for low power system
KR100652794B1 (en) Semiconductor device for low voltage
US7417910B2 (en) Low voltage semiconductor memory device
US7203099B2 (en) Semiconductor memory device for low power condition
US7573768B2 (en) Low voltage semiconductor memory device
KR100772686B1 (en) Semiconductor device for low voltage

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, HEE-BOK;AHN, JIN-HONG;LEE, SANG-DON;REEL/FRAME:017820/0895

Effective date: 20060414

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION