US20060140028A1 - Semiconductor device and manufacturing method thereof - Google Patents
Semiconductor device and manufacturing method thereof Download PDFInfo
- Publication number
- US20060140028A1 US20060140028A1 US11/315,280 US31528005A US2006140028A1 US 20060140028 A1 US20060140028 A1 US 20060140028A1 US 31528005 A US31528005 A US 31528005A US 2006140028 A1 US2006140028 A1 US 2006140028A1
- Authority
- US
- United States
- Prior art keywords
- insulating film
- gate electrode
- isolation
- active area
- floating gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title claims description 23
- 238000002955 isolation Methods 0.000 claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 37
- 238000000034 method Methods 0.000 claims description 38
- 230000008569 process Effects 0.000 claims description 30
- 238000005530 etching Methods 0.000 claims description 17
- 239000010410 layer Substances 0.000 claims description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 16
- 238000000576 coating method Methods 0.000 claims description 7
- 229910021332 silicide Inorganic materials 0.000 claims description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 6
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 claims description 2
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 2
- 239000007792 gaseous phase Substances 0.000 claims description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 2
- 229910052751 metal Inorganic materials 0.000 claims description 2
- 239000002184 metal Substances 0.000 claims description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 2
- 239000002356 single layer Substances 0.000 claims description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims 1
- 229910001936 tantalum oxide Inorganic materials 0.000 claims 1
- 229910052710 silicon Inorganic materials 0.000 description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 17
- 239000010703 silicon Substances 0.000 description 17
- 230000008878 coupling Effects 0.000 description 15
- 238000010168 coupling process Methods 0.000 description 15
- 238000005859 coupling reaction Methods 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 229910052814 silicon oxide Inorganic materials 0.000 description 12
- 230000005684 electric field Effects 0.000 description 8
- 239000007789 gas Substances 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000005380 borophosphosilicate glass Substances 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- -1 tatalum oxide Chemical compound 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
Definitions
- the present invention relates to a semiconductor device comprising a nonvolatile memory cell including a floating gate electrode and a control gate electrode, and a method of manufacturing the same.
- nonvolatile semiconductor memory As one of the semiconductor memory devices, there is a nonvolatile semiconductor memory. In recent years, the nonvolatile semiconductor memory has been demanded highly as a device for data storage. As a typical electrically rewritable nonvolatile memory using the floating gate electrode, NOR type flash memory and NAND type flash memory have been well known.
- FIG. 18 shows a sectional view of the memory cell of a conventional NAND type flash memory.
- FIG. 18 shows a sectional view taken along word line (channel width direction) (Jpn. Pat. Appln. KOKAI Publication No. 8-316348).
- word line channel width direction
- reference numeral 81 denotes a silicon substrate
- reference numeral 81 AA denotes an active area
- reference numeral 82 denotes an isolation insulating film
- reference numeral 83 denotes a tunnel insulating film (thermal oxide film)
- reference numeral 84 denotes a floating gate electrode (polycrystalline silicon layer)
- reference numeral 85 denotes an interelectrode insulating film (inter-poly dielectric layer)
- reference numeral 86 denotes a control gate electrode.
- the active area 81 AA, tunnel insulating film 83 and floating gate electrode 84 are formed as follows. First, the thermal oxidize film and the polycrystalline silicon layer are formed on the silicon substrate 81 sequentially. Next, a resist pattern is formed on the polycrystalline silicon layer. Thereafter, with the resist pattern as a mask, the polycrystalline silicon layer, the thermally-oxidized film and the silicon substrate 81 are etched sequentially by dry process. As a result, the active area 81 AA, the tunnel insulating film 83 and the floating gate electrode 84 are formed in a self-align manner. Thus, the area of the top surface of the tunnel insulating film 83 and the area of the bottom surface of the floating gate electrode 84 become equal.
- C 2 is a coupling capacitance between the control gate electrode and floating gate electrode.
- C 1 is a coupling capacitance between the floating gate electrode and the substrate
- the areas of the tunnel insulating film 83 and the interelectrode insulating film 85 contributing to the coupling capacities C 1 , C 2 are equal. Therefore, the coupling ratio is determined by dielectric constant and thickness of the tunnel insulating film 83 and the interelectrode insulating film 85 .
- interelectrode insulating film 85 in order to increase the coupling ratio.
- a high dielectric constant material is used as a material for the interelectrode insulating film 85 to increase the coupling ratio by decreasing the area of interelectrode insulating film, a large electric field is generated in the interelectrode insulating film 85 at the time of writing of data. If such a large electric field is generated in the interelectrode insulating film 85 , current density of the interelectrode insulating film 85 increases.
- a semiconductor device comprising: a semiconductor substrate including an active area surrounded by an isolation insulating film; and a nonvolatile memory cell provided on the active area, the nonvolatile memory cell including a tunnel insulating film provided on the active area, a floating gate electrode provided on the tunnel insulating film, a control gate electrode provided above the floating gate electrode, and an interelectrode insulating film provided between the floating gate electrode and the control gate electrode, relating to a cross section in a channel width direction of the nonvolatile memory cell, dimension in the channel width direction of a top surface of the active area is shorter than dimension in the channel width direction of a bottom surface of the tunnel insulating film, and an area of a portion opposing the active area of the tunnel insulating film is smaller than an area of a portion opposing a top surface of the floating gate electrode of the interelectrode insulating film.
- a method of manufacturing a semiconductor device comprising a semiconductor substrate including an active area surrounded by an isolation insulating film, a nonvolatile memory cell provided on the active area, the method comprising: forming a first insulating film as a tunnel insulating film and a first conductive film as a floating gate electrode sequentially on the semiconductor substrate; forming an isolation trench on a surface of the semiconductor substrate defining the active area and shapes of the floating gate electrode and the tunnel insulating film in a channel width direction of the nonvolatile memory cell by etching the first conductive film, the first insulating film and the semiconductor substrate, the isolation trench being formed such that relating to a cross section in the channel width direction of the nonvolatile memory cell, dimension of a top surface of the active area is shorter than dimension of a bottom surface of the tunnel insulating film; forming the isolation insulating film in the isolation trench; forming a second insulating film as interelectrode insulating film and a second
- FIG. 1 is a plane view showing a memory cell according to a first embodiment of the present invention
- FIG. 2 is a diagram of an equivalent circuit of the memory cell of FIG. 1 ;
- FIG. 3A is a sectional view taken along the line A-A′ of FIG. 1
- FIG. 3B is a sectional view taken along the line B-B′;
- FIGS. 4A and 4B are sectional views showing steps of a method of manufacturing the memory cell according to the first embodiment of the invention.
- FIGS. 5A and 5B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 4A and 4B ;
- FIGS. 6A and 6B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 5A and 5B ;
- FIGS. 7A and 7B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 6A and 6B ;
- FIGS. 8A and 8B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 7A and 7B ;
- FIGS. 9A and 9B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 8A and 8B ;
- FIGS. 10A and 10B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 9A and 9B ;
- FIGS. 11A and 11B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 10A and 10B ;
- FIGS. 12A and 12B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention following FIGS. 11A and 11B ;
- FIG. 13 is a sectional view showing a memory cell according to a second embodiment of the present invention.
- FIG. 14 is a sectional view showing a memory cell according to a third embodiment of the present invention.
- FIG. 15 is a sectional view showing a memory cell according to another embodiment of the present invention.
- FIG. 16 is a sectional view showing a memory cell according to still another embodiment of the present invention.
- FIG. 17 is a sectional view showing a conventional memory cell.
- FIG. 18 is a sectional view showing a conventional memory cell.
- FIG. 1 is a plane view showing a memory cell according to a first embodiment of the present invention.
- FIG. 2 is a diagram of an equivalent circuit of the memory cell of FIG. 1 .
- M 1 to M 8 each denote a nonvolatile memory cell portion
- S 1 and S 2 each denote a selective transistor portion
- CG 1 to CG 8 denote floating gates (word lines)
- SG 1 and SG 2 denote selective gates
- BL 1 and BL 2 denote bit lines
- SL denotes a source line
- Vss denotes a power supply voltage (ground).
- FIG. 3A is a sectional view taken along the line A-A′ of FIG. 1 , namely shows a sectional view along bit line (channel length direction).
- FIG. 3B is a sectional view taken along the line B-B′, namely, shows a sectional view along word line direction (channel width direction).
- reference numeral 1 denotes a silicon substrate
- 1 AA denotes an active area
- 2 denotes a tunnel insulating film
- 3 denotes a floating gate electrode
- 6 denotes a first side wall insulating film
- 7 denotes an isolation trench
- 8 denotes an isolation insulating film
- 9 denotes an interelectrode insulating film
- 10 denotes a control gate electrode
- 11 denotes an extension
- 12 denotes a second side wall insulating film
- 13 denotes a source/drain area
- 14 denotes an interlayer insulating film
- 15 denotes a cobalt silicide film.
- the NAND type flash memory of the present embodiment comprises the silicon substrate 1 including the active area 1 AA whose periphery is surrounded by the isolation insulating film 8 and a memory cell provided on the active area 1 AA.
- the memory cell includes the tunnel insulating film 2 provided on the active area 1 AA, the floating gate electrode 3 provided on the tunnel insulating film 2 , the control gate electrode 10 provided above the floating gate electrode 3 , and the interelectrode insulating film 9 provided between the floating gate electrode 3 and the control gate electrode 10 .
- a dimension L 1 in the channel width direction of the top surface of the active area 1 AA is shorter than a dimension L 2 in the channel width direction of the bottom surface of the tunnel insulating film 2 .
- the area (S 1 ) of a portion opposing the active area 1 AA of the tunnel insulating film 2 is smaller than the area (S 2 ) of a portion opposing the top surface of the floating gate electrode 3 of the interelectrode insulating film 9 .
- the dimensions in the channel width direction of the top surface and bottom surface of the floating gate electrode 3 are almost the same.
- the area S 1 of the tunnel insulating film 2 is smaller than the area S 2 of the interelectrode insulating film 9 . Therefore, the area S 1 of the tunnel insulating film 2 and the area S 2 of the interelectrode insulating film 9 as well as the dielectric constant and thickness of the tunnel insulating film 2 and the dielectric constant and thickness of the interelectrode insulating film 9 act as parameter which affects the coupling ratio.
- the coupling ratio increases because S 1 ⁇ S 2 .
- the thickness of the interelectrode insulating film 9 can be increased. If the thickness of the interelectrode insulating film 9 increases, an electric field (current density) generated in the interelectrode insulating film 9 decreases. For example, if the thickness of the tunnel insulating film 2 is 1 ⁇ 3 the thickness of the interelectrode insulating film 9 , the thickness of the interelectrode insulating film 9 can be increased by three times. Thereby, the electric field generated in the interelectrode insulating film 9 becomes 1 ⁇ 3.
- the NAND type flash memory capable of suppressing deterioration of the characteristic and increasing the coupling ratio can be achieved by selecting the thickness of the tunnel insulating film 2 and the thickness of the interelectrode insulating film 9 appropriately even if insulation layer including the high dielectric constant material is used as the interelectrode insulating film 9 .
- FIGS. 4A and 4B to 12 A and 12 B “A” in each figure is a sectional view taken along the line A-A′ of FIG. 1A and “B” in each figure is a sectional view taken along the line B-B′ of FIG. 1A .
- the tunnel insulating film 2 is formed by thermal oxidation method on the surface of the silicon substrate 1 doped with a desired impurity.
- the thickness of the tunnel insulating film 2 is, for example, 10 nm.
- the polycrystalline silicon layer 3 to be processed into the floating gate electrode, the stopper film 4 for chemical mechanical polish (CMP) and the mask film 5 for reactive ion etched (RIE) are deposited sequentially by low pressure chemical vapor deposition (LPCVD).
- the thickness of the polycrystalline silicon layer 4 is, for example, 150 nm.
- the mask film 5 , the stopper film 4 , the polycrystalline silicon film 3 and the tunnel insulating film 2 are etched sequentially by RIE process using resist mask (not shown).
- the shapes of the tunnel insulating film 2 and the floating gate electrode (polycrystalline silicon layer 3 ) in the bit line direction are determined.
- the first side wall insulating film 6 is formed on the side wall of the polycrystalline silicon layer 3 by thermal oxidation method.
- an area of the tunnel insulating film whose surface is exposed is etched selectively by some kinds of dry etching process.
- the silicon substrate 1 is etched isotropically by well known down flow process, which is one of etching methods by using mixture gas of CF 4 and oxygen in gaseous phase using radical.
- the silicon substrate 1 is etched isotropically by heating or cooling the silicon substrate 1 at a predetermined temperature of 0 to 700° C. and next flowing CF 4 gas at a rate of 1 to 500 cc/min, so that a recessed trench as shown in FIG. 6B is formed.
- the gas for use is not restricted to CF 4 and it is permissible to use mixture gas including CF 4 and O 2 gas or gas including other halogen.
- the exposed area of the silicon substrate 1 is etched anisotropically by RIE process, so that the isolation trench 7 is formed.
- the depth of the isolation trench 7 is, for example, 150 nm.
- the shape of the active area 1 AA is determined. That is, the active area 1 AA including a structure in which the dimension in the channel width direction of a portion opposing the tunnel insulating film 2 increases as it goes downward is obtained.
- the side surface of the portion whose dimension in the channel width direction increases includes a convex surface 17 downward.
- a silicon oxide film (not shown) is formed on the exposed surface (bottom surface and side face of the isolation trench 7 ) of the silicon substrate 1 by thermal oxidation method, thereafter, the isolation insulating film 8 is deposited such that the isolation trench 7 is filled by plasma CVD process.
- the silicon oxide film is used as the isolation insulating film 8 .
- the thickness of the thermal silicon oxide film (not shown) is, for example, 5 nm, and the thickness of the isolation insulating film 8 is, for example, 400 nm.
- the inside of the isolation trench 7 is filled with an insulating film including a silicon oxide film formed by a plasma CVD process and a silicon oxide film (coating film) formed by a coating method (or silicon oxide film formed by a thermal CVD process).
- the trench area of the isolation trench 7 formed by the RIE process in the step of FIGS. 7A and 7B is filled with the isolation insulating film 8 , thereafter, the other trench area is filled with the silicon oxide film (coating film) formed by the coating method or the silicon oxide film formed by the thermal CVD process.
- the top portion of the isolation insulating film 8 and the mask film 5 are removed by CMP process such that the stopper film 4 is exposed and the surface is flatten.
- the isolation insulating film 8 is etched by only an amount corresponding to the thickness of the stopper film 4 with hydrofluoric acid, and further, as shown in FIGS. 9A and 9B , the exposed stopper film 4 is removed with a phosphoric acid solution.
- the isolation insulating film 8 and the height of the top surface of the polycrystalline silicon layer 3 turn to almost the same level. Further, the isolation insulating film 8 surrounding the periphery of the active area 1 AA comes to surround the periphery of the tunnel insulating film 2 and the floating gate electrode 3 .
- a high dielectric constant insulating film to be processed into the interelectrode insulating film 9 is deposited on an entire surface by atomic layer chemical vapor deposition (ALCVD) process, thereafter, a polycrystalline silicon layer doped with phosphor to be processed into the control gate electrode 10 is deposited on the high dielectric constant insulating film.
- ACVD atomic layer chemical vapor deposition
- the high dielectric constant insulating film is an insulating film having dielectric constant of 6.0 or greater. More specifically, a monolayer or multilayer insulating film having at least one of silicon nitride, aluminum oxide, hafnium oxide, tatalum oxide, titan oxide and silicate can be used.
- a monolayer or multilayer insulating film having at least one of silicon nitride, aluminum oxide, hafnium oxide, tatalum oxide, titan oxide and silicate can be used as the high dielectric constant insulating film.
- an alumina film having a thickness of 15 nm is used as the high dielectric constant insulating film.
- a mask film (not shown) and a resist pattern (not shown) are formed sequentially on the polycrystalline silicon layer, thereafter, with the resist pattern used as a mask, the mask film is etched by RIE process, further, with the resist pattern and the mask used as a mask, the polycrystalline silicon layer, the high dielectric constant insulating film, the polycrystalline silicon film 3 and the tunnel insulating film 2 are etched sequentially by RIE process.
- a slit portion 16 is formed in part of the control gate electrode and between adjoining memory cells in the bit line direction.
- the shapes of the control gate electrode 10 , the interelectrode insulating film 9 , the floating gate electrode 3 and the tunnel insulating film 2 are determined by the slit portion 16 .
- the extension 11 is formed on the surface of the silicon substrate 1 using ion implantation process and annealing process.
- the silicon oxide film 12 is formed on the surface (top surface and side face) of the gate portion (tunnel insulating film 2 , floating gate electrode 3 , interelectrode insulating film 9 , control gate electrode 10 ) and the exposed surface of the silicon substrate 1 by thermal oxidation method and LPCVD process.
- the thickness of the silicon oxide film 12 is, for example, 10 nm.
- Such an insulating film as the silicon oxide film 12 is called an electrode side wall insulating film (spacer).
- the source/drain area 13 is formed on the surface of the silicon substrate 1 by using ion implantation process and anneal process again.
- a BPSG (borophosphosilicate glass) film to be processed into the interlayer insulating film 14 is deposited on the entire surface by LPCVD process, thereafter, the BPSG film and the silicon oxide film 12 are polished by CMP process until the top surface of the control gate electrode 10 is exposed.
- a Co film and a TiN film are deposited sequentially on the entire surface by sputtering process, thereafter, reaction of Si and Co to cobalt silicide (CoSi 2 ) is induced on the top surface of the control gate electrode (polycrystalline silicon film) 10 by RTA process, subsequently, the TiN film and unreacted Co film are removed by chemical treatment. As a consequence, the cobalt silicide film 15 is formed on the top surface of the control gate electrode 10 . Any metal silicide film other than the cobalt silicide film 15 may be formed. In this way, the memory cell shown in FIGS. 3A and 3B is obtained.
- a novel cell structure is introduced, so that the coupling ratio of the cell can be increased while suppressing the deterioration of the characteristic.
- the electric field generated in the interelectrode insulating film 9 can be reduced, and consequently, the operation voltage is reduced.
- FIG. 13 is a sectional view showing a memory cell according to a second embodiment of the present invention.
- FIG. 13 is a sectional view in the channel width direction corresponding to FIG. 3B .
- the same reference numerals as FIG. 3B are attached to portions corresponding to FIG. 3B , and a detailed description thereof is not repeated.
- the present embodiment is different from the first embodiment in that the side surface of the active area 1 AA of a portion opposing the tunnel insulating film 2 includes a substantially flat surface 18 .
- Such a structure is obtained by etching the silicon substrate 1 isotropically by using etchant which increases the etching rate of Si with respect to SiO 2 instead of down flow process, for example, wet process (wet etching) using KOH in the step of FIG. 6 of the first embodiment.
- etchant which increases the etching rate of Si with respect to SiO 2 instead of down flow process, for example, wet process (wet etching) using KOH in the step of FIG. 6 of the first embodiment.
- the etching surface has an inclination dependent on crystalline plane such as (111) plane and (110) plane. If the main surface of the silicon substrate 1 is ( 100 ) plane and it orientation is ⁇ 010>, the orientation of the flat surface is ⁇ 101>.
- the coupling ratio increases like the first embodiment. Accordingly, the electric field generated in the interelectrode insulating film 9 is reduced, so that the same effect as the first embodiment is obtained.
- FIG. 14 is a sectional view showing a memory cell according to a third embodiment of the present invention.
- FIG. 14 is a sectional view in the channel width direction corresponding to FIG. 3B .
- the same reference numerals as FIG. 3B are attached to portions corresponding to FIG. 3B , and detailed description thereof is not repeated.
- the present embodiment is different from the first embodiment in that the interelectrode insulating film 9 is further provided in the channel width direction on the side surface of the top portion of the floating gate electrode 3 as well.
- Such a structure is obtained by increasing the etching amount of the isolation insulating film 8 by a hydrofluoric acid solution so as to expose the side surface of the top portion of the floating gate electrode 3 in the step of FIG. 9 of the first embodiment.
- an opposing area between the floating gate electrode 3 and the interelectrode insulating film 9 is larger than that of the first embodiment, so that the coupling ratio can be increased further.
- the size of the side surface of the top portion of the exposed floating gate electrode 3 needs to be determined by considering the electric characteristic (electric interference between cells) of the memory cell and the RIE process of FIG. 11 .
- the present invention is not limited to the above described embodiments.
- a case where a silicon substrate is used as the semiconductor substrate has been described, other semiconductor substrates may be used.
- a SOI substrate or a semiconductor substrate including a SiGe area in its active area may be used.
- the present invention can be applied to a semiconductor device (embedded LSI) including a flash memory and logic circuit.
- the entire active area 1 AA in the channel width direction is shorter than the tunnel insulating film, the entire active area 1 AA may be shorter than the tunnel insulating film as shown in FIG. 15 .
- the interelectrode insulating film 9 is not necessary flat. Moreover, as shown in FIG. 16 , the first side wall insulating film 6 may be absent.
- FIG. 17 ( FIG. 14 in Jpn. Pat. Appln. KOKAI Publication No. 8-316348) has such a feature that the area of a tunnel insulating film 83 at a portion opposing the active area 1 AA is smaller than the area of an interelectrode insulating film 85 at a portion opposing the top surface of a floating gate electrode 84 , the embodiments of the invention have an advantage in terms of device characteristic in the following points.
- One of the points is that the breakdown voltage of edge of the tunnel insulating film is high.
- the reason is as follows. In the structure of FIG. 17 , the edge of an active area 1 AA and an edge of the floating gate electrode 84 are located at the same position as the tunnel insulating film 83 , so that leak current is likely to occur at this portion.
- end portions of the active area 1 AA are located inside end portions of the floating gate electrode 3 , the breakdown voltage at this position is excellent. Another point is that the formation of an edge channel is suppressed by the present invention.
- the floating gate electrode 3 exists to cover both sides of the channel edge. Therefore, electric field control performance on the channel edge area from the floating gate electrode is strengthened. Thereby, the formation of the edge channel is suppressed.
Abstract
A semiconductor device includes a semiconductor substrate including an active area (AA) surrounded by an isolation insulating film, and a nonvolatile memory cell on the AA, the nonvolatile memory cell including a tunnel insulating film on the AA, a FG electrode on the tunnel insulating film, a CG electrode above the FG electrode, and an interelectrode insulating film between the FG electrode and the CG electrode, relating to a cross section in a channel width direction of the nonvolatile memory cell, dimension in the channel width direction of a top surface of the AA is shorter than dimension in the channel width direction of a bottom surface of the tunnel insulating film, and an area of a portion opposing the AA of the tunnel insulating film is smaller than an area of a portion opposing a top surface of the FG electrode of the interelectrode insulating film.
Description
- This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2004-377295, filed Dec. 27, 2004, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor device comprising a nonvolatile memory cell including a floating gate electrode and a control gate electrode, and a method of manufacturing the same.
- 2. Description of the Related Art
- As one of the semiconductor memory devices, there is a nonvolatile semiconductor memory. In recent years, the nonvolatile semiconductor memory has been demanded highly as a device for data storage. As a typical electrically rewritable nonvolatile memory using the floating gate electrode, NOR type flash memory and NAND type flash memory have been well known.
-
FIG. 18 shows a sectional view of the memory cell of a conventional NAND type flash memory.FIG. 18 shows a sectional view taken along word line (channel width direction) (Jpn. Pat. Appln. KOKAI Publication No. 8-316348). InFIG. 18 ,reference numeral 81 denotes a silicon substrate, reference numeral 81AA denotes an active area,reference numeral 82 denotes an isolation insulating film,reference numeral 83 denotes a tunnel insulating film (thermal oxide film),reference numeral 84 denotes a floating gate electrode (polycrystalline silicon layer),reference numeral 85 denotes an interelectrode insulating film (inter-poly dielectric layer) andreference numeral 86 denotes a control gate electrode. - The active area 81AA,
tunnel insulating film 83 and floatinggate electrode 84 are formed as follows. First, the thermal oxidize film and the polycrystalline silicon layer are formed on thesilicon substrate 81 sequentially. Next, a resist pattern is formed on the polycrystalline silicon layer. Thereafter, with the resist pattern as a mask, the polycrystalline silicon layer, the thermally-oxidized film and thesilicon substrate 81 are etched sequentially by dry process. As a result, the active area 81AA, thetunnel insulating film 83 and thefloating gate electrode 84 are formed in a self-align manner. Thus, the area of the top surface of thetunnel insulating film 83 and the area of the bottom surface of thefloating gate electrode 84 become equal. - To increase the memory capacity of NAND type flash memory, miniaturization of elements has been developed. As a consequence, such a problem in difficulty of securing a coupling ratio (C2/(C1+C2)) has become prominent. C2 is a coupling capacitance between the control gate electrode and floating gate electrode. C1 is a coupling capacitance between the floating gate electrode and the substrate
- In the memory cell shown in
FIG. 18 , the areas of thetunnel insulating film 83 and the interelectrodeinsulating film 85 contributing to the coupling capacities C1, C2 are equal. Therefore, the coupling ratio is determined by dielectric constant and thickness of thetunnel insulating film 83 and the interelectrodeinsulating film 85. - However, in elements which have been miniaturized to a great extent, it is difficult to thin the interelectrode
insulating film 85 in order to increase the coupling ratio. On the other hand, if a high dielectric constant material is used as a material for the interelectrodeinsulating film 85 to increase the coupling ratio by decreasing the area of interelectrode insulating film, a large electric field is generated in the interelectrodeinsulating film 85 at the time of writing of data. If such a large electric field is generated in the interelectrodeinsulating film 85, current density of the interelectrodeinsulating film 85 increases. As a consequence, a writable largest electric field decreases or electric charge accumulated in the floatinggate electrode 84 becomes likely to leak easily through theinterelectrode insulating film 85. These can become causes for deterioration of the characteristic of a nonvolatile memory cell. - According to an aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate including an active area surrounded by an isolation insulating film; and a nonvolatile memory cell provided on the active area, the nonvolatile memory cell including a tunnel insulating film provided on the active area, a floating gate electrode provided on the tunnel insulating film, a control gate electrode provided above the floating gate electrode, and an interelectrode insulating film provided between the floating gate electrode and the control gate electrode, relating to a cross section in a channel width direction of the nonvolatile memory cell, dimension in the channel width direction of a top surface of the active area is shorter than dimension in the channel width direction of a bottom surface of the tunnel insulating film, and an area of a portion opposing the active area of the tunnel insulating film is smaller than an area of a portion opposing a top surface of the floating gate electrode of the interelectrode insulating film.
- According to an aspect of the present invention, there is provided a method of manufacturing a semiconductor device comprising a semiconductor substrate including an active area surrounded by an isolation insulating film, a nonvolatile memory cell provided on the active area, the method comprising: forming a first insulating film as a tunnel insulating film and a first conductive film as a floating gate electrode sequentially on the semiconductor substrate; forming an isolation trench on a surface of the semiconductor substrate defining the active area and shapes of the floating gate electrode and the tunnel insulating film in a channel width direction of the nonvolatile memory cell by etching the first conductive film, the first insulating film and the semiconductor substrate, the isolation trench being formed such that relating to a cross section in the channel width direction of the nonvolatile memory cell, dimension of a top surface of the active area is shorter than dimension of a bottom surface of the tunnel insulating film; forming the isolation insulating film in the isolation trench; forming a second insulating film as interelectrode insulating film and a second conductive film as a control gate electrode on the first conductive film sequentially; and determining shapes of the control gate electrode, the interelectrode insulating film, the floating gate electrode and the tunnel insulating film by etching the second conductive film, the second insulating film, the first conductive film and the first insulating film sequentially.
-
FIG. 1 is a plane view showing a memory cell according to a first embodiment of the present invention; -
FIG. 2 is a diagram of an equivalent circuit of the memory cell ofFIG. 1 ; -
FIG. 3A is a sectional view taken along the line A-A′ ofFIG. 1 , andFIG. 3B is a sectional view taken along the line B-B′; -
FIGS. 4A and 4B are sectional views showing steps of a method of manufacturing the memory cell according to the first embodiment of the invention; -
FIGS. 5A and 5B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 4A and 4B ; -
FIGS. 6A and 6B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 5A and 5B ; -
FIGS. 7A and 7B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 6A and 6B ; -
FIGS. 8A and 8B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 7A and 7B ; -
FIGS. 9A and 9B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 8A and 8B ; -
FIGS. 10A and 10B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 9A and 9B ; -
FIGS. 11A and 11B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 10A and 10B ; -
FIGS. 12A and 12B are sectional views showing steps of the method of manufacturing the memory cell according to the first embodiment of the invention followingFIGS. 11A and 11B ; -
FIG. 13 is a sectional view showing a memory cell according to a second embodiment of the present invention; -
FIG. 14 is a sectional view showing a memory cell according to a third embodiment of the present invention; -
FIG. 15 is a sectional view showing a memory cell according to another embodiment of the present invention; -
FIG. 16 is a sectional view showing a memory cell according to still another embodiment of the present invention; -
FIG. 17 is a sectional view showing a conventional memory cell; and -
FIG. 18 is a sectional view showing a conventional memory cell. - Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings.
-
FIG. 1 is a plane view showing a memory cell according to a first embodiment of the present invention.FIG. 2 is a diagram of an equivalent circuit of the memory cell ofFIG. 1 . InFIGS. 1 and 2 , M1 to M8 each denote a nonvolatile memory cell portion, S1 and S2 each denote a selective transistor portion, CG1 to CG8 denote floating gates (word lines), SG1 and SG2 denote selective gates, BL1 and BL2 denote bit lines, SL denotes a source line, and Vss denotes a power supply voltage (ground). -
FIG. 3A is a sectional view taken along the line A-A′ ofFIG. 1 , namely shows a sectional view along bit line (channel length direction).FIG. 3B is a sectional view taken along the line B-B′, namely, shows a sectional view along word line direction (channel width direction). - In the figures,
reference numeral 1 denotes a silicon substrate, 1AA denotes an active area, 2 denotes a tunnel insulating film, 3 denotes a floating gate electrode, 6 denotes a first side wall insulating film, 7 denotes an isolation trench, 8 denotes an isolation insulating film, 9 denotes an interelectrode insulating film, 10 denotes a control gate electrode, 11 denotes an extension, 12 denotes a second side wall insulating film, 13 denotes a source/drain area, 14 denotes an interlayer insulating film, and 15 denotes a cobalt silicide film. - The NAND type flash memory of the present embodiment comprises the
silicon substrate 1 including the active area 1AA whose periphery is surrounded by theisolation insulating film 8 and a memory cell provided on the active area 1AA. - The memory cell includes the
tunnel insulating film 2 provided on the active area 1AA, the floatinggate electrode 3 provided on thetunnel insulating film 2, thecontrol gate electrode 10 provided above the floatinggate electrode 3, and the interelectrodeinsulating film 9 provided between the floatinggate electrode 3 and thecontrol gate electrode 10. - In the cross section in the word line direction (channel width direction) of the memory cell, a dimension L1 in the channel width direction of the top surface of the active area 1AA is shorter than a dimension L2 in the channel width direction of the bottom surface of the
tunnel insulating film 2. The area (S1) of a portion opposing the active area 1AA of thetunnel insulating film 2 is smaller than the area (S2) of a portion opposing the top surface of the floatinggate electrode 3 of the interelectrodeinsulating film 9. The dimensions in the channel width direction of the top surface and bottom surface of the floatinggate electrode 3 are almost the same. - According to the present embodiment, the area S1 of the
tunnel insulating film 2 is smaller than the area S2 of the interelectrodeinsulating film 9. Therefore, the area S1 of thetunnel insulating film 2 and the area S2 of the interelectrodeinsulating film 9 as well as the dielectric constant and thickness of thetunnel insulating film 2 and the dielectric constant and thickness of the interelectrodeinsulating film 9 act as parameter which affects the coupling ratio. - If the dielectric constant and thickness of the
tunnel insulating film 2 and the dielectric constant and the thickness of the interelectrodeinsulating film 9 are set to the same ones as a conventional memory, the coupling ratio increases because S1<S2. - On the other hand, if the coupling ratio is set to the same one as that of the conventional memory, the thickness of the interelectrode
insulating film 9 can be increased. If the thickness of the interelectrodeinsulating film 9 increases, an electric field (current density) generated in the interelectrodeinsulating film 9 decreases. For example, if the thickness of thetunnel insulating film 2 is ⅓ the thickness of the interelectrodeinsulating film 9, the thickness of the interelectrodeinsulating film 9 can be increased by three times. Thereby, the electric field generated in the interelectrodeinsulating film 9 becomes ⅓. In this way, even if an insulating film including a high dielectric constant material is used as the interelectrodeinsulating film 9, generation (deterioration of characteristic) of leak current passing through the interelectrodeinsulating film 9 can be suppressed by thickening the interelectrodeinsulating film 9. By suppressing generation of leak current, operating current for write/erase is reduced. - Thus, because S1>S2 is achieved according to the present embodiment, the NAND type flash memory capable of suppressing deterioration of the characteristic and increasing the coupling ratio can be achieved by selecting the thickness of the
tunnel insulating film 2 and the thickness of the interelectrodeinsulating film 9 appropriately even if insulation layer including the high dielectric constant material is used as the interelectrodeinsulating film 9. - Next, a method of manufacturing the NAND flash memory of the present embodiment will be described with reference to
FIGS. 4A and 4B to 12A and 12B. “A” in each figure is a sectional view taken along the line A-A′ ofFIG. 1A and “B” in each figure is a sectional view taken along the line B-B′ ofFIG. 1A . - First, as shown in
FIGS. 4A and 4B , thetunnel insulating film 2 is formed by thermal oxidation method on the surface of thesilicon substrate 1 doped with a desired impurity. The thickness of thetunnel insulating film 2 is, for example, 10 nm. - Next, the
polycrystalline silicon layer 3 to be processed into the floating gate electrode, thestopper film 4 for chemical mechanical polish (CMP) and themask film 5 for reactive ion etched (RIE) are deposited sequentially by low pressure chemical vapor deposition (LPCVD). The thickness of thepolycrystalline silicon layer 4 is, for example, 150 nm. - Next, the
mask film 5, thestopper film 4, thepolycrystalline silicon film 3 and thetunnel insulating film 2 are etched sequentially by RIE process using resist mask (not shown). As a result, the shapes of thetunnel insulating film 2 and the floating gate electrode (polycrystalline silicon layer 3) in the bit line direction are determined. - Next as shown in
FIGS. 5A and 5B , the first sidewall insulating film 6 is formed on the side wall of thepolycrystalline silicon layer 3 by thermal oxidation method. - Next, as shown in
FIGS. 6A and 6B , an area of the tunnel insulating film whose surface is exposed is etched selectively by some kinds of dry etching process. Thereafter, thesilicon substrate 1 is etched isotropically by well known down flow process, which is one of etching methods by using mixture gas of CF4 and oxygen in gaseous phase using radical. In such etching, thesilicon substrate 1 is etched isotropically by heating or cooling thesilicon substrate 1 at a predetermined temperature of 0 to 700° C. and next flowing CF4 gas at a rate of 1 to 500 cc/min, so that a recessed trench as shown inFIG. 6B is formed. The gas for use is not restricted to CF4 and it is permissible to use mixture gas including CF4 and O2 gas or gas including other halogen. - Next, as shown in
FIGS. 7A and 7B , the exposed area of thesilicon substrate 1 is etched anisotropically by RIE process, so that theisolation trench 7 is formed. The depth of theisolation trench 7 is, for example, 150 nm. Further, the shape of the active area 1AA is determined. That is, the active area 1AA including a structure in which the dimension in the channel width direction of a portion opposing thetunnel insulating film 2 increases as it goes downward is obtained. The side surface of the portion whose dimension in the channel width direction increases includes aconvex surface 17 downward. - Next, as shown in
FIGS. 8A and 8B , a silicon oxide film (not shown) is formed on the exposed surface (bottom surface and side face of the isolation trench 7) of thesilicon substrate 1 by thermal oxidation method, thereafter, theisolation insulating film 8 is deposited such that theisolation trench 7 is filled by plasma CVD process. Here, the silicon oxide film is used as theisolation insulating film 8. The thickness of the thermal silicon oxide film (not shown) is, for example, 5 nm, and the thickness of theisolation insulating film 8 is, for example, 400 nm. - To fill the trench area formed by etching in a lateral direction by the down flow process of the
isolation trench 7 in the step ofFIGS. 6A and 6B , with isolation insulating film effectively, a following method may be used. - That is, the inside of the
isolation trench 7 is filled with an insulating film including a silicon oxide film formed by a plasma CVD process and a silicon oxide film (coating film) formed by a coating method (or silicon oxide film formed by a thermal CVD process). - More specifically, the trench area of the
isolation trench 7 formed by the RIE process in the step ofFIGS. 7A and 7B is filled with theisolation insulating film 8, thereafter, the other trench area is filled with the silicon oxide film (coating film) formed by the coating method or the silicon oxide film formed by the thermal CVD process. - Next, the top portion of the
isolation insulating film 8 and themask film 5 are removed by CMP process such that thestopper film 4 is exposed and the surface is flatten. - Next, the
isolation insulating film 8 is etched by only an amount corresponding to the thickness of thestopper film 4 with hydrofluoric acid, and further, as shown inFIGS. 9A and 9B , the exposedstopper film 4 is removed with a phosphoric acid solution. - As a result, the height of top surface of the
isolation insulating film 8 and the height of the top surface of thepolycrystalline silicon layer 3 turn to almost the same level. Further, theisolation insulating film 8 surrounding the periphery of the active area 1AA comes to surround the periphery of thetunnel insulating film 2 and the floatinggate electrode 3. - Next, as shown in
FIGS. 10A and 10B , a high dielectric constant insulating film to be processed into the interelectrodeinsulating film 9 is deposited on an entire surface by atomic layer chemical vapor deposition (ALCVD) process, thereafter, a polycrystalline silicon layer doped with phosphor to be processed into thecontrol gate electrode 10 is deposited on the high dielectric constant insulating film. - The high dielectric constant insulating film is an insulating film having dielectric constant of 6.0 or greater. More specifically, a monolayer or multilayer insulating film having at least one of silicon nitride, aluminum oxide, hafnium oxide, tatalum oxide, titan oxide and silicate can be used. Here, as the high dielectric constant insulating film, an alumina film having a thickness of 15 nm is used.
- Next, as shown in
FIGS. 11A and 11B , a mask film (not shown) and a resist pattern (not shown) are formed sequentially on the polycrystalline silicon layer, thereafter, with the resist pattern used as a mask, the mask film is etched by RIE process, further, with the resist pattern and the mask used as a mask, the polycrystalline silicon layer, the high dielectric constant insulating film, thepolycrystalline silicon film 3 and thetunnel insulating film 2 are etched sequentially by RIE process. - As a result, a
slit portion 16 is formed in part of the control gate electrode and between adjoining memory cells in the bit line direction. The shapes of thecontrol gate electrode 10, the interelectrodeinsulating film 9, the floatinggate electrode 3 and thetunnel insulating film 2 are determined by theslit portion 16. - Next, as shown in
FIGS. 12A and 12B , theextension 11 is formed on the surface of thesilicon substrate 1 using ion implantation process and annealing process. - Next, the
silicon oxide film 12 is formed on the surface (top surface and side face) of the gate portion (tunnel insulating film 2, floatinggate electrode 3, interelectrodeinsulating film 9, control gate electrode 10) and the exposed surface of thesilicon substrate 1 by thermal oxidation method and LPCVD process. The thickness of thesilicon oxide film 12 is, for example, 10 nm. Such an insulating film as thesilicon oxide film 12 is called an electrode side wall insulating film (spacer). - Next, the source/
drain area 13 is formed on the surface of thesilicon substrate 1 by using ion implantation process and anneal process again. - Next, a BPSG (borophosphosilicate glass) film to be processed into the
interlayer insulating film 14 is deposited on the entire surface by LPCVD process, thereafter, the BPSG film and thesilicon oxide film 12 are polished by CMP process until the top surface of thecontrol gate electrode 10 is exposed. - Next, a Co film and a TiN film are deposited sequentially on the entire surface by sputtering process, thereafter, reaction of Si and Co to cobalt silicide (CoSi2) is induced on the top surface of the control gate electrode (polycrystalline silicon film) 10 by RTA process, subsequently, the TiN film and unreacted Co film are removed by chemical treatment. As a consequence, the
cobalt silicide film 15 is formed on the top surface of thecontrol gate electrode 10. Any metal silicide film other than thecobalt silicide film 15 may be formed. In this way, the memory cell shown inFIGS. 3A and 3B is obtained. - Thereafter, known steps such as formation step of the wiring layer are carried out and the NAND flash memory is obtained.
- As described above, according to the present embodiment, a novel cell structure is introduced, so that the coupling ratio of the cell can be increased while suppressing the deterioration of the characteristic. By increasing the coupling ratio, the electric field generated in the interelectrode
insulating film 9 can be reduced, and consequently, the operation voltage is reduced. -
FIG. 13 is a sectional view showing a memory cell according to a second embodiment of the present invention.FIG. 13 is a sectional view in the channel width direction corresponding toFIG. 3B . In the meantime, the same reference numerals asFIG. 3B are attached to portions corresponding toFIG. 3B , and a detailed description thereof is not repeated. - The present embodiment is different from the first embodiment in that the side surface of the active area 1AA of a portion opposing the
tunnel insulating film 2 includes a substantiallyflat surface 18. - Such a structure is obtained by etching the
silicon substrate 1 isotropically by using etchant which increases the etching rate of Si with respect to SiO2 instead of down flow process, for example, wet process (wet etching) using KOH in the step ofFIG. 6 of the first embodiment. - This is because in case of the wet process using KOH, the etching surface has an inclination dependent on crystalline plane such as (111) plane and (110) plane. If the main surface of the
silicon substrate 1 is (100) plane and it orientation is <010>, the orientation of the flat surface is <101>. - Even in case of the above-described structure, the coupling ratio increases like the first embodiment. Accordingly, the electric field generated in the interelectrode
insulating film 9 is reduced, so that the same effect as the first embodiment is obtained. -
FIG. 14 is a sectional view showing a memory cell according to a third embodiment of the present invention.FIG. 14 is a sectional view in the channel width direction corresponding toFIG. 3B . The same reference numerals asFIG. 3B are attached to portions corresponding toFIG. 3B , and detailed description thereof is not repeated. - The present embodiment is different from the first embodiment in that the interelectrode
insulating film 9 is further provided in the channel width direction on the side surface of the top portion of the floatinggate electrode 3 as well. - Such a structure is obtained by increasing the etching amount of the
isolation insulating film 8 by a hydrofluoric acid solution so as to expose the side surface of the top portion of the floatinggate electrode 3 in the step ofFIG. 9 of the first embodiment. - According to the structure, an opposing area between the floating
gate electrode 3 and the interelectrodeinsulating film 9 is larger than that of the first embodiment, so that the coupling ratio can be increased further. - To achieve the above structure, it is necessary to increase the thickness of the floating
gate electrode 3. For the reason, the size of the side surface of the top portion of the exposed floatinggate electrode 3 needs to be determined by considering the electric characteristic (electric interference between cells) of the memory cell and the RIE process ofFIG. 11 . - The present invention is not limited to the above described embodiments. For example, in the embodiments, a case where a silicon substrate is used as the semiconductor substrate has been described, other semiconductor substrates may be used. For example, it is permissible to use a SOI substrate or a semiconductor substrate including a SiGe area in its active area.
- Further, the present invention can be applied to a semiconductor device (embedded LSI) including a flash memory and logic circuit.
- Further, in the embodiments, only the top surface side of the active area 1AA in the channel width direction is shorter than the tunnel insulating film, the entire active area 1AA may be shorter than the tunnel insulating film as shown in
FIG. 15 . - Further, as shown in
FIG. 16 , the interelectrodeinsulating film 9 is not necessary flat. Moreover, as shown inFIG. 16 , the first sidewall insulating film 6 may be absent. - Further, the structure shown in
FIG. 17 (FIG. 14 in Jpn. Pat. Appln. KOKAI Publication No. 8-316348) has such a feature that the area of atunnel insulating film 83 at a portion opposing the active area 1AA is smaller than the area of an interelectrodeinsulating film 85 at a portion opposing the top surface of a floatinggate electrode 84, the embodiments of the invention have an advantage in terms of device characteristic in the following points. - One of the points is that the breakdown voltage of edge of the tunnel insulating film is high. The reason is as follows. In the structure of
FIG. 17 , the edge of an active area 1AA and an edge of the floatinggate electrode 84 are located at the same position as thetunnel insulating film 83, so that leak current is likely to occur at this portion. - On the other hand, in the present invention, end portions of the active area 1AA are located inside end portions of the floating
gate electrode 3, the breakdown voltage at this position is excellent. Another point is that the formation of an edge channel is suppressed by the present invention. According to the structure of the present invention, the floatinggate electrode 3 exists to cover both sides of the channel edge. Therefore, electric field control performance on the channel edge area from the floating gate electrode is strengthened. Thereby, the formation of the edge channel is suppressed. - Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (20)
1. A semiconductor device comprising:
a semiconductor substrate including an active area surrounded by an isolation insulating film; and
a nonvolatile memory cell provided on the active area, the nonvolatile memory cell including a tunnel insulating film provided on the active area, a floating gate electrode provided on the tunnel insulating film, a control gate electrode provided above the floating gate electrode, and an interelectrode insulating film provided between the floating gate electrode and the control gate electrode, relating to a cross section in a channel width direction of the nonvolatile memory cell, dimension in the channel width direction of a top surface of the active area is shorter than dimension in the channel width direction of a bottom surface of the tunnel insulating film, and an area of a portion opposing the active area of the tunnel insulating film is smaller than an area of a portion opposing a top surface of the floating gate electrode of the interelectrode insulating film.
2. The semiconductor device according to claim 1 ,
wherein the interelectrode insulating film is an insulating film having a dielectric constant of 6.0 or more.
3. The semiconductor device according to claim 2 ,
wherein the interelectrode insulating film is a monolayer or multilayer insulating film including at least one of silicon nitride, aluminum oxide, hafnium oxide, tantalum oxide, titan oxide and silicate.
4. The semiconductor device according to claim 1 ,
wherein the floating gate electrode and the control gate electrode are semiconductor layers including polycrystalline silicon.
5. The semiconductor device according to claim 1 , wherein a portion opposing the tunnel insulating film of the active area increases dimension in the channel width direction as the portion goes downward.
6. The semiconductor device according to claim 1 ,
wherein a side surface of the active area at a portion opposing the tunnel insulating film includes a surface which is convex downward.
7. The semiconductor device according to claim 1 ,
wherein a side surface of the active area at a portion opposing the tunnel insulating film includes a substantially flat surface.
8. The semiconductor device according to claim 1 ,
wherein the isolation insulating film surrounding the periphery of the active area further surrounds the tunnel insulating film and the floating gate electrode.
9. The semiconductor device according to claim 1 ,
wherein the interelectrode insulating film is further provided on a side surface of a top portion of the floating gate electrode.
10. The semiconductor device according to claim 1 , further comprising: a metal silicide film provided on the floating gate electrode.
11. A method of manufacturing a semiconductor device comprising a semiconductor substrate including an active area surrounded by an isolation insulating film, a nonvolatile memory cell provided on the active area, the method comprising:
forming a first insulating film as a tunnel insulating film and a first conductive film as a floating gate electrode sequentially on the semiconductor substrate;
forming an isolation trench on a surface of the semiconductor substrate defining the active area and shapes of the floating gate electrode and the tunnel insulating film in a channel width direction of the nonvolatile memory cell by etching the first conductive film, the first insulating film and the semiconductor substrate, the isolation trench being formed such that relating to a cross section in the channel width direction of the nonvolatile memory cell, dimension of a top surface of the active area is shorter than dimension of a bottom surface of the tunnel insulating film;
forming the isolation insulating film in the isolation trench;
forming a second insulating film as interelectrode insulating film and a second conductive film as a control gate electrode on the first conductive film sequentially; and
determining shapes of the control gate electrode, the interelectrode insulating film, the floating gate electrode and the tunnel insulating film by etching the second conductive film, the second insulating film, the first conductive film and the first insulating film sequentially.
12. The manufacturing method according to claim 11 ,
wherein the forming the isolation trench includes etching the first conductive film, the first insulating film and the semiconductor substrate isotropically, and etching the semiconductor substrate anisotropically.
13. The manufacturing method according to claim 12 ,
wherein the etching the semiconductor substrate isotropically includes etching in gaseous phase.
14. The manufacturing method according to claim 12 ,
wherein the etching the semiconductor substrate isotropically includes etching with solution.
15. The manufacturing method according to claim 11 ,
wherein the forming the isolation insulating film in the isolation trench includes forming a first isolation insulating film by CVD process, and forming a second isolation insulating film on the first isolation insulating film by coating method.
16. The manufacturing method according to claim 15 ,
wherein the first isolation insulating film and the second isolation insulating film are insulating films of same kind.
17. The manufacturing method according to claim 12 ,
wherein the forming the isolation insulating film within the isolation trench includes forming a first isolation insulating film by CVD process, and forming a second isolation insulating film on the first isolation insulating film by coating method.
18. The manufacturing method according to claim 17 ,
wherein the first isolation insulating film and the second isolation insulating film are insulating films of same kind.
19. The manufacturing method according to claim 13 ,
wherein the forming the isolation insulating film within the isolation trench includes forming a first isolation insulating film by CVD process, and forming a second isolation insulating film on the first isolation insulating film by coating method.
20. The manufacturing method according to claim 19 ,
wherein the first isolation insulating film and the second isolation insulating film are insulating films of same kind.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/819,428 US20070254434A1 (en) | 2004-12-27 | 2007-06-27 | Semiconductor device and manufacturing method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-377295 | 2004-12-27 | ||
JP2004377295A JP2006186073A (en) | 2004-12-27 | 2004-12-27 | Semiconductor device and its manufacturing method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/819,428 Division US20070254434A1 (en) | 2004-12-27 | 2007-06-27 | Semiconductor device and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060140028A1 true US20060140028A1 (en) | 2006-06-29 |
Family
ID=36611321
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/315,280 Abandoned US20060140028A1 (en) | 2004-12-27 | 2005-12-23 | Semiconductor device and manufacturing method thereof |
US11/819,428 Abandoned US20070254434A1 (en) | 2004-12-27 | 2007-06-27 | Semiconductor device and manufacturing method thereof |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/819,428 Abandoned US20070254434A1 (en) | 2004-12-27 | 2007-06-27 | Semiconductor device and manufacturing method thereof |
Country Status (3)
Country | Link |
---|---|
US (2) | US20060140028A1 (en) |
JP (1) | JP2006186073A (en) |
CN (1) | CN100530660C (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070155096A1 (en) * | 2005-12-27 | 2007-07-05 | Toba Takayuki | Nonvolatile semiconductor memory and method of manufacturing the same |
US20080061350A1 (en) * | 2006-09-12 | 2008-03-13 | Hiroshi Watanabe | Nonvolatile semiconductor memory and method of manufacturing the same and manufacturing method thereof |
US8072021B2 (en) | 2007-08-29 | 2011-12-06 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008118007A (en) * | 2006-11-07 | 2008-05-22 | Toshiba Corp | Nonvolatile semiconductor memory device, and manufacturing method therefor |
JP2008186838A (en) * | 2007-01-26 | 2008-08-14 | Toshiba Corp | Semiconductor device, manufacturing method thereof and non-volatile semiconductor memory device |
KR20090065754A (en) * | 2007-12-18 | 2009-06-23 | 주식회사 동부하이텍 | Semiconductor device and method for fabricating the same |
KR20090084128A (en) * | 2008-01-31 | 2009-08-05 | 삼성전자주식회사 | Non-volatile memory device and method of manufacturing the same |
KR100998945B1 (en) * | 2008-09-05 | 2010-12-09 | 주식회사 하이닉스반도체 | Method for fabricating non-volatile memory device |
JP2010147414A (en) | 2008-12-22 | 2010-07-01 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
JP2011066038A (en) | 2009-09-15 | 2011-03-31 | Toshiba Corp | Semiconductor memory device |
JP5829896B2 (en) * | 2010-12-29 | 2015-12-09 | セイコーインスツル株式会社 | Semiconductor nonvolatile memory device |
CN103390589B (en) * | 2012-05-09 | 2015-08-26 | 无锡华润上华半导体有限公司 | NOR structure flash memory and preparation method thereof |
KR102021808B1 (en) * | 2012-12-04 | 2019-09-17 | 삼성전자주식회사 | Nonvolatile memory including memory cell array having 3-dimensional structure |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040256660A1 (en) * | 2003-05-27 | 2004-12-23 | Yoshio Ozawa | Semiconductor device and method of manufacturing the same |
US20040262670A1 (en) * | 2003-06-30 | 2004-12-30 | Kabushiki Kaisha Toshiba | Semiconductor device including nonvolatile memory and method for fabricating the same |
US20050145923A1 (en) * | 2004-01-06 | 2005-07-07 | Chiou-Feng Chen | NAND flash memory with enhanced program and erase performance, and fabrication process |
US20050184327A1 (en) * | 2004-02-19 | 2005-08-25 | Yoshio Ozawa | Stacked gate semiconductor memory and manufacturing method for the same |
US20050224863A1 (en) * | 2004-03-26 | 2005-10-13 | Katsuhiko Hieda | Semiconductor device and method of manufacturing the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02174140A (en) * | 1988-12-26 | 1990-07-05 | Oki Electric Ind Co Ltd | Manufacture of semiconductor device |
JP3313024B2 (en) * | 1996-05-27 | 2002-08-12 | 三菱電機株式会社 | Optimization method of trench isolation structure |
JPH11103033A (en) * | 1997-09-29 | 1999-04-13 | Sony Corp | Manufacture of nonvolatile semiconductor memory device |
JPH11135609A (en) * | 1997-10-29 | 1999-05-21 | Seiko Epson Corp | Manufacture of semiconductor device |
JPH11261038A (en) * | 1998-03-11 | 1999-09-24 | Sony Corp | Semiconductor nonvolatile storage device and its manufacture |
US6617226B1 (en) * | 1999-06-30 | 2003-09-09 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
JP2002289683A (en) * | 2001-03-28 | 2002-10-04 | Nec Corp | Method of forming trench isolation structure and semiconductor device |
KR100466196B1 (en) * | 2002-07-18 | 2005-01-13 | 주식회사 하이닉스반도체 | Method for manufacturing flash memory |
-
2004
- 2004-12-27 JP JP2004377295A patent/JP2006186073A/en active Pending
-
2005
- 2005-12-23 US US11/315,280 patent/US20060140028A1/en not_active Abandoned
- 2005-12-27 CN CNB2005101356387A patent/CN100530660C/en not_active Expired - Fee Related
-
2007
- 2007-06-27 US US11/819,428 patent/US20070254434A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040256660A1 (en) * | 2003-05-27 | 2004-12-23 | Yoshio Ozawa | Semiconductor device and method of manufacturing the same |
US20040262670A1 (en) * | 2003-06-30 | 2004-12-30 | Kabushiki Kaisha Toshiba | Semiconductor device including nonvolatile memory and method for fabricating the same |
US20050145923A1 (en) * | 2004-01-06 | 2005-07-07 | Chiou-Feng Chen | NAND flash memory with enhanced program and erase performance, and fabrication process |
US20050184327A1 (en) * | 2004-02-19 | 2005-08-25 | Yoshio Ozawa | Stacked gate semiconductor memory and manufacturing method for the same |
US20050224863A1 (en) * | 2004-03-26 | 2005-10-13 | Katsuhiko Hieda | Semiconductor device and method of manufacturing the same |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070155096A1 (en) * | 2005-12-27 | 2007-07-05 | Toba Takayuki | Nonvolatile semiconductor memory and method of manufacturing the same |
US20100227468A1 (en) * | 2005-12-27 | 2010-09-09 | Toba Takayuki | Nonvolatile semiconductor memory and method of manufacturing the same |
US8143122B2 (en) | 2005-12-27 | 2012-03-27 | Kabushiki Kaisha Tohiba | Nonvolatile semiconductor memory and method of manufacturing the same |
US20080061350A1 (en) * | 2006-09-12 | 2008-03-13 | Hiroshi Watanabe | Nonvolatile semiconductor memory and method of manufacturing the same and manufacturing method thereof |
US7939878B2 (en) | 2006-09-12 | 2011-05-10 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and method of manufacturing the same and manufacturing method thereof |
US8072021B2 (en) | 2007-08-29 | 2011-12-06 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
Also Published As
Publication number | Publication date |
---|---|
US20070254434A1 (en) | 2007-11-01 |
CN100530660C (en) | 2009-08-19 |
CN1812107A (en) | 2006-08-02 |
JP2006186073A (en) | 2006-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060140028A1 (en) | Semiconductor device and manufacturing method thereof | |
US7705391B2 (en) | Semiconductor device and method of manufacturing the same | |
US6153494A (en) | Method to increase the coupling ratio of word line to floating gate by lateral coupling in stacked-gate flash | |
US6768161B2 (en) | Semiconductor device having floating gate and method of producing the same | |
US8384148B2 (en) | Method of making a floating gate non-volatile MOS semiconductor memory device with improved capacitive coupling | |
US7005701B2 (en) | Method for fabricating a vertical NROM cell | |
US8829644B2 (en) | Nonvolatile memory device and method of manufacturing the same | |
US6791142B2 (en) | Stacked-gate flash memory and the method of making the same | |
KR20070090375A (en) | Nonvolatile memory device and method for forming the same | |
KR100885891B1 (en) | Non-volatile memory device and method for manufacturing the same | |
US11742383B2 (en) | Semiconductor device with air gap | |
US8319270B2 (en) | Semiconductor device and method for manufacturing the same | |
US6214667B1 (en) | Method for fabricating a flash memory | |
US20120052671A1 (en) | Non-volatile memory device and method of manufacturing the same | |
US7061041B2 (en) | Memory device | |
US7576381B2 (en) | Memory structure and fabricating method thereof | |
US7205194B2 (en) | Method of fabricating a flash memory cell | |
US7932149B2 (en) | Method of manufacturing a semiconductor device | |
US7525148B2 (en) | Nonvolatile memory device | |
US20040115882A1 (en) | Method of manufacturing flash memory | |
US20070001215A1 (en) | Non-volatile memory device having a floating gate and method of forming the same | |
CN104425386A (en) | Flash memory and method for manufacturing same | |
JP4856201B2 (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIZUSHIMA, ICHIRO;OZAWA, YOSHIO;REEL/FRAME:017642/0590 Effective date: 20060112 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |