US20060137377A1 - Method and apparatus for external processor thermal control - Google Patents

Method and apparatus for external processor thermal control Download PDF

Info

Publication number
US20060137377A1
US20060137377A1 US11/027,433 US2743304A US2006137377A1 US 20060137377 A1 US20060137377 A1 US 20060137377A1 US 2743304 A US2743304 A US 2743304A US 2006137377 A1 US2006137377 A1 US 2006137377A1
Authority
US
United States
Prior art keywords
component
slave
temperature
throttling
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/027,433
Inventor
Eric Samson
John Horigan
Robert Jackson
Shreekant Thakkar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US11/027,433 priority Critical patent/US20060137377A1/en
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAMSON, ERIC C., THAKKAR, SHREEKANT SURYAKANT, HORIGAN, JOHN WILLIAM, JACKSON, ROBERT T.
Publication of US20060137377A1 publication Critical patent/US20060137377A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/20Cooling means
    • G06F1/206Cooling means comprising thermal management

Abstract

A system and method for throttling a slave component of a computer system to reduce an overall temperature of the computing system upon receiving a first signal is disclosed. The first signal may be from a master component indicating that a temperature for the master component has exceeded its threshold temperature. The slave component or the master component may be a central processing unit, a graphics memory and controller hub, or a central processing unit memory controller hub. The slave component may send a second signal to indicate that a temperature for the slave component has exceeded its temperature. The master component would then initiate throttling of the master component to reduce the overall temperature of the computing system. The master component may be throttled to a degree less than the slave component. A first component may be designated the master component and the second component may be designated the slave component based on a selection policy. The selection policy may be received from a user through a graphical user interface. The selection policy may be based on an action being performed by the computing system.

Description

    Background of the Invention
  • Embodiments of the invention pertain to cooling systems for computer systems. More particularly, embodiments of the invention pertain to throttling a component of a computer system based on a criterion.
  • The movement of electrons within the electrical components of a computer system causes a great deal of heat to be generated. Unless the heat is dissipated, it will accumulate, causing damage to the system. Such damage may include the warping of the electrical components and possible fire hazards.
  • Currently, thermal sensors are attached to a die to read the actual temperature of the die hot spots. When the hot spot temperatures are exceeded on a particular die, that die reduces its temperature independently of the other die using some form of reduction in work per unit time, also called throttling. This throttling prevents a die from reaching its maximum working temperature and damaging the system. Throttling may be performed by clock gating and clock frequency reduction.
  • The throttling may be triggered if the thermal sensors read a throttling threshold temperature up to some maximum tolerable temperature. To ensure safety, this maximum temperature may be set well below a temperature that causes actual catastrophic damage.
  • Usually, different components in a system, such as the central unit and the graphics memory and controller hub (GMCH), may share a cooling system for a more efficient design to the computer system. However, these different components often have different cooling needs.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates one embodiment of a computing system according to the present invention.
  • FIG. 2 illustrates in a diagram one embodiment of the shared cooling system according to the present invention.
  • FIG. 3 illustrates in a flow chart one method for throttling a component to reduce the temperature by using a PROCHOT pin according to an embodiment of the present invention.
  • FIG. 4 illustrates in a flow chart one method for throttling a component to reduce the temperature by using the FSB according to an embodiment of the present invention.
  • FIG. 5 illustrates in a flow chart one method for using a selection policy in throttling a component to reduce the temperature according to an embodiment of the present invention.
  • FIG. 6 illustrates in a flow chart one of a method for using an action-based selection policy according to an embodiment of the present invention.
  • DETAILED DESCRIPTION
  • A system and method for throttling a slave component of a computer system to reduce an overall temperature of the computing system upon receiving a first signal is disclosed. The first signal may be from a master component indicating that a temperature for the master component has exceeded its threshold temperature. The slave component or the master component may be a central processing unit (CPU), a graphics memory and controller hub (GMCH), or a CPU memory controller hub. The slave component may send a second signal to indicate that a temperature for the slave component has exceeded its temperature. The master component may then initiate throttling of the master component to reduce the overall temperature of the computing system. The master component may be throttled to a degree less than the slave component. A first component may be designated the master component and the second component may be designated the slave component based on a selection policy. The selection policy may be received from a user through a graphical user interface. The selection policy may be based on an action being performed by the computing system.
  • Embodiments of the present invention also relate to apparatus for performing the operations herein. This apparatus may be specially constructed for the required purposes, or it may comprise a general purpose computer selectively activated or reconfigured by a computer program stored in the computer. Such a computer program may be stored in a computer readable storage medium, such as, but not limited to, any type of disk including floppy disks, optical disks, compact disk-read only memories (CD-ROMs), and magnetic-optical disks, read-only memories (ROMs), random access memories (RAMs), erasable programmable read only memories (EPROMs), electronically erasable programmable read only memories (EEPROMs), magnetic or optical cards, or any type of media suitable for storing electronic instructions, and each coupled to a computer system bus. Instructions are executable using one or more devices (e.g., central processing units, etc.). In other embodiments, steps of the present invention might be performed by specific hardware components that contain reconfigurable or hardwired logic for performing the steps, or by any combination of programmed computer components and custom hardware components.
  • FIG. 1 illustrates one embodiment of a computing system 100 according to the present invention. A first component, such as a CPU 110, may be coupled to a second component, such as a GMCH 120, by a front side bus (FSB) 130. While this description will refer specifically to a CPU and a GMCH, it is to be understood that other components may also be used. For example, the component may also be a CPU memory controller hub. The CPU 110 and the GMCH 120 share a cooling system 140. This cooling system 140 may take one of any number of forms known in the art, such as air circulation units, heat exchangers, or other methods. While the cooling system 140 should be able to handle the sum of the thermal design power (TDP) of both the CPU 110 and the GMCH 120 in most computing systems, in some computing systems this is not the case for various reasons. The TDP for a component is defined as the steady state power for which a thermal solution for that component should be designed so that the component will not exceed any reliability temperature threshold, and is generally quoted at a specific ambient temperature. The maximum power for the CPU 110 and GMCH 120 may be more than the TDP of each device. Since the maximum power is more than the TDP power, physical damage due to overheating may occur when operating beyond the TDP power for a sufficiently long time.
  • The minimum residual GMCH thermal power budget is the power available to the GMCH 120 when the CPU 110 is at its maximum operating power in steady state. The minimum residual CPU thermal power budget is the power available to the CPU 110 when the GMCH 120 is at its maximum operating power in steady state.
  • The CPU 110 has a microprocessor 111 to process software instructions. The CPU 110 may have a thermal sensor 112 to detect when the CPU 110 is getting too hot. The thermal sensor 112 may alert a CPU throttling arbiter 113, which may contain throttling control logic to control CPU throttling hardware 114. The throttling hardware 114 then reduces the amount of processing being performed by the microprocessor. For a computing system 100 that executes graphics, a graphics driver 115 may be used to interact with the GMCH 120 via the FSB 130. Messages may be transmitted via the FSB 130 using the inband message protocol 116.
  • The GMCH 120 may have a graphics engine 121 to execute graphics processing. The GMCH 120 may have a thermal sensor 122 to detect when the GMCH 120 is getting too hot. The thermal sensor 122 may alert a GMCH throttling arbiter 123, which may contain throttling control logic to control GMCH throttling hardware 124. The throttling hardware 114 then reduces the amount of graphics execution being performed by the microprocessor. Messages may be transmitted via the FSB 130 using the inband message protocol 125.
  • The CPU 110 may have a pin 150, such as a PROCHOT pin, which receives a signal from the GMCH 120. Upon receiving the signal, the CPU throttling arbiter 113 may cause the CPU throttling hardware 114 to throttle the microprocessor 111. Additionally, the GMCH 120 may also have a PROCHOT pin 160, which receives a signal from the CPU 110. Upon receiving the signal, the GMCH throttling arbiter 123 may cause the graphics throttling hardware 124 to throttle the graphics engine 121.
  • FIG. 2 illustrates in a simplified diagram one embodiment of the shared cooling system 140. A first junction 210 may couple the CPU 110 to a shared thermal solution 220. The first junction 210 has a heat capacity 212 and a thermal conductivity 214 and the shared thermal solution 220 has a heat capacity 222 and a thermal conductivity 224. A second junction 230 may couple the CPU 110 to the shared thermal solution 220. The second junction 230 also has a heat capacity 232 and a thermal conductivity 234. The shared cooling system may reduce the entire system to the ambient temperature 240 of the surroundings.
  • The heat capacity 222 and the thermal conductivity 224 of the shared thermal solution 220 create a heat reduction factor θsa. The heat capacity 212 and the thermal conductivity 214 of the first junction 210 create a heat reduction factor θjs1. The heat capacity 232 and the thermal conductivity 234 of the second junction 230 create a heat reduction factor θjs2. The temperature for the CPU 110 and the GMCH 120 may be governed by the equations:
    Tcpu=(Pcpu+Pgmch)*θsa +Ta +Pcpujs1
    Tgmch=(Pcpu+Pgmch)*θsa+Ta +Pgmchjs2
    where Pcpu is the power from CPU 110, Pgmch is the power from the GMCH 120, and Ta is the ambient temperature 240. If the temperature of the CPU 110 is greater than its maximum allowed die junction temperature, then the temperature of the CPU 110 must be reduced. If the temperature of the GMCH 120 is greater than its maximum allowed die junction temperature, then the temperature of the GMCH 120 must be reduced.
  • The temperatures of the CPU 110 and the GMCH 120 may be reduced in a number of ways. FIG. 3 illustrates in a flow chart one embodiment of a method 300 for throttling a component to reduce the temperature by using a PROCHOT pin. The process starts (Block 302) when a first component, designated the slave component (SCOMP), receives a first signal via the first PROCHOT pin from a second component, designated the master component (MCOMP) (Block 304). SCOMP and MCOMP may be either the CPU 110 or the GMCH 120, depending on the circumstances. Further, the CPU 110 or the GMCH 120 may be a master component at one moment and a slave component at the next moment. Additionally, the master-slave relationship of the components need not extend past the cooling situation described herein. MCOMP is indicating with the first signal that the temperature of MCOMP (MCT) has exceeded the threshold temperature of MCOMP (MCTT). The throttling arbiter then has the throttling hardware throttle the performance of SCOMP (Block 306). SCOMP may also receive a temperature reading of SCOMP (SCT) from its thermal sensor (Block 308). If SCT is not greater than the threshold temperature of SCOMP (SCTT) (Block 310), then the process ends (Block 312). If SCT is greater than SCTT (Block 310), then a second signal may optionally be sent to the PROCHOT pin of MCOMP (Block 314), ending the process (Block 312). This second signal indicates to the throttling arbiter of MCOMP to throttle MCOMP.
  • FIG. 4 illustrates in a flow chart one embodiment of a method 400 for throttling a component to reduce the temperature by using the FSB 130. The process starts (Block 402) when SCOMP receives a first signal via the FSB from MCOMP (Block 404). Again, MCOMP is indicating with the first signal that MCT has exceeded MCTT. The throttling arbiter then has the throttling hardware throttle the performance of SCOMP (Block 406). SCOMP receives SCT from its thermal sensor (Block 408). If SCT is not greater than SCTT (Block 410), then the process ends (Block 412). If SCT is greater than SCTT (Block 410), then a second signal is sent to MCOMP via the FSB (Block 414), ending the process(Block 412). This second signal indicates to the throttling arbiter of MCOMP to throttle MCOMP.
  • In a further embodiment, a selection policy may be used to designate which component is throttled. FIG. 5 illustrates in a flow chart one embodiment of a method 500 for using a selection policy in throttling a component to reduce the temperature. The selection policy may be devised in a number of ways. In one embodiment, the process starts (Block 502) when the computing system 100 receives a selection policy by a user through a graphical user interface (GUI) or other method (Block 504). The selection policy may also be already present in the system or received by some other method. The throttling arbiter of a first component (COMP1) registers a first component temperature (CT1) received from the thermal sensor exceeding a first threshold temperature for that component (CTT1) (Block 506). The throttling arbiter refers to the selection policy (Block 508). If the selection policy indicates COMP1 is the slave component and should be throttled (Block 510), then the throttling arbiter has the throttling hardware throttle COMP1 (Block 512). At the same time, a second component (COMP2) receives a second component temperature (CT2) from its thermal sensor. If CT2 is not greater than the second component threshold temperature (CTT2) at this point (Block 514), the process ends (Block 516). If CT2 is still greater than CTT2 (Block 514), then the throttling arbiter of COMP2 has the throttling hardware of COMP2 throttle COMP2 (Block 518), ending the process (Block 516). If the selection policy indicates COMP2 is the slave component and should be throttled (Block 510), then the throttling arbiter of COMP2 has the throttling hardware of COMP2 throttle COMP2 (Block 520). The throttling arbiters of COMP1 and COMP2 may communicate using the methods described in FIG. 3 and FIG. 4. If CT1 is not greater than CTT1 at this point (Block 522), the process ends (Block 516). If CT1 is still greater than CTT1 (Block 522), then the throttling arbiter of COMP1 has the throttling hardware of COMP1 throttle COMP1 (Block 524), ending the process (Block 516). The second throttling may be to a lesser degree than the first throttling.
  • In a further embodiment, a selection policy may be based on the actions being performed by the computing system at that time. FIG. 6 illustrates in a flow chart one embodiment of a method 600 for using an action-based selection policy. In one embodiment, the process starts (Block 602) when the throttling arbiter of COMP1 registers a temperature received from the thermal sensor exceeding CTT1 (Block 604). The throttling arbiter refers to the selection policy (Block 606). If a processing intensive action is being performed (Block 608), then the GMCH throttling arbiter 123 has the graphics throttling hardware 124 throttle the graphics engine 121 (Block 610), ending the process (Block 612). If a graphics intensive action is being performed (Block 608), then the CPU throttling arbiter 113 has the CPU throttling hardware 114 throttle the microprocessor 111 (Block 610), ending the process (Block 612).
  • In the above description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention can be practiced without these specific details.

Claims (22)

1. A method comprising:
receiving in a slave component a first signal from a master component indicating that a temperature for the master component has exceeded a master threshold temperature; and
throttling the slave component to reduce an overall temperature of the computing system.
2. The method of claim 1, further comprising:
sending to the master component a second signal from the slave component indicating that a temperature for the slave component has exceeded a slave threshold temperature to initiate throttling of the master component to reduce the overall temperature of the computing system.
3. The method of claim 2, further comprising throttling the master component to a degree less than the slave component.
4. The method of claim 1, further comprising:
selecting a first component to be the master component based on a selection policy; and
selecting a second component to be the slave component based on a selection policy.
5. The method of claim 4, further comprising allowing a user to create the selection policy.
6. The method of claim 5, wherein the selection policy is determined by an action being performed by the computing system.
7. A set of instructions residing in a storage medium, said set of instructions to be executed by a processor to implement a method for processing data, the method comprising:
receiving at a pin of a slave component a first signal from a master component indicating that a temperature for the master component has exceeded a master threshold temperature; and
throttling the slave component to reduce an overall temperature of the computing system.
8. The set of instructions of claim 7, further comprising:
sending to the master component a second signal from the slave component indicating that a temperature for the slave component has exceeded a slave threshold temperature to initiate throttling of the master component to reduce the overall temperature of the computing system.
9. The set of instructions of claim 7, further comprising:
selecting a first component to be the master component based on a selection policy; and
selecting a second component to be the slave component based on a selection policy.
10. The set of instructions of claim 9, wherein the selection policy is determined by an action being performed by the computing system.
11. A slave component of a computing system comprising:
a slave throttling hardware to throttle the slave component; upon receiving; and
a throttling control logic to activate the slave throttling hardware of the slave component upon receiving a first signal from a master component that shares a cooling system with the slave component, the signal indicating that a temperature for the master component has exceeded a master threshold temperature.
12. The slave component of claim 11, wherein the master component and the slave component are each one of a central processing unit, a graphics memory and controller hub, or a central processing unit memory controller hub.
13. The slave component of claim 11, further comprising a first slave pin to receive the first signal.
14. The slave component of claim 13, further comprising:
a thermal sensor to read a temperature for the slave component; and
a second slave pin to send a second signal from the slave component indicating that a temperature for the slave component has exceeded a slave threshold temperature to induce throttling of the master component.
15. A computing system comprising:
a first component including:
a first component throttling hardware to throttle the first component; and
a first throttling control logic to activate the first throttling hardware of the first component upon receiving a first signal;
a second component including:
a second component thermal sensor to sense a temperature of the second component; and
a second throttling control logic to send the first signal indicating that the temperature of the second component has exceeded a second threshold temperature; and
a shared cooling solution to cool the first component and the second component.
16. The computing system of claim 15, wherein the first component and the second component are each one of a central processing unit, a graphics memory and controller hub, or a central processing unit memory controller hub.
17. The computing system of claim 15, wherein
the first component further includes a first component thermal sensor to read a temperature for the slave component;
the second component further includes a second component throttling hardware to throttle the second component; and
the first throttling control logic sends a second signal to the second throttling control logic to throttle the second component.
18. The computing system of claim 17, wherein the first throttling control logic and the second throttling control logic select the first component to be a master component and the second component to be a slave component based on a selection policy.
19. The computing system of claim 18, further comprising a graphical user interface to allow a user to create the selection policy.
20. The computing system of claim 18, wherein the selection policy is determined by an action being performed by the computing system.
21. The computing system of claim 17, wherein
the first component further includes a first receiving pin to receive the first signal and a first transmitting pin to send the second signal; and
the second component further includes a second receiving pin to receive the second signal and a second transmitting pin to send the first signal.
22. The computing system of claim 17, further comprising a front side bus coupling the first component to the second component to communicate the first signal and the second signal.
US11/027,433 2004-12-29 2004-12-29 Method and apparatus for external processor thermal control Abandoned US20060137377A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/027,433 US20060137377A1 (en) 2004-12-29 2004-12-29 Method and apparatus for external processor thermal control

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US11/027,433 US20060137377A1 (en) 2004-12-29 2004-12-29 Method and apparatus for external processor thermal control
PCT/US2005/047677 WO2006072097A2 (en) 2004-12-29 2005-12-29 Method and apparatus for external processor thermal control
CNB2005800446806A CN100557548C (en) 2004-12-29 2005-12-29 Method and apparatus for external processor thermal control
TW94147273A TWI294566B (en) 2004-12-29 2005-12-29 Method,slave component and computing system for external processor thermal control via signal transmission between master and slave components,and computer readable medium recorded with relevant instructions to be executed
DE200511003324 DE112005003324B4 (en) 2004-12-29 2005-12-29 Method and device for external thermal control of a processor
US12/980,648 US8781641B2 (en) 2004-12-29 2010-12-29 Method and apparatus for external processor thermal control

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/980,648 Continuation US8781641B2 (en) 2004-12-29 2010-12-29 Method and apparatus for external processor thermal control

Publications (1)

Publication Number Publication Date
US20060137377A1 true US20060137377A1 (en) 2006-06-29

Family

ID=36609819

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/027,433 Abandoned US20060137377A1 (en) 2004-12-29 2004-12-29 Method and apparatus for external processor thermal control
US12/980,648 Active US8781641B2 (en) 2004-12-29 2010-12-29 Method and apparatus for external processor thermal control

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/980,648 Active US8781641B2 (en) 2004-12-29 2010-12-29 Method and apparatus for external processor thermal control

Country Status (5)

Country Link
US (2) US20060137377A1 (en)
CN (1) CN100557548C (en)
DE (1) DE112005003324B4 (en)
TW (1) TWI294566B (en)
WO (1) WO2006072097A2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070049134A1 (en) * 2005-08-25 2007-03-01 Conroy David G Methods and apparatuses for dynamic power control
US7529953B1 (en) * 2006-06-05 2009-05-05 Intel Corporation Communication bus power state management
US20090164684A1 (en) * 2007-12-20 2009-06-25 International Business Machines Corporation Throttling A Point-To-Point, Serial Input/Output Expansion Subsystem Within A Computing System
US20100100254A1 (en) * 2008-10-21 2010-04-22 Dell Products, Lp System and Method for Adapting a Power Usage of a Server During a Data Center Cooling Failure
US20140208071A1 (en) * 2013-01-24 2014-07-24 Bub-chul Jeong Adaptive service controller, system on chip and method of controlling the same
US20150277454A1 (en) * 2014-03-28 2015-10-01 Intel Corporation Coordinating control loops for temperature control
US9400545B2 (en) 2011-12-22 2016-07-26 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including autonomous hardware-based deep power down in devices
EP2939080A4 (en) * 2012-12-27 2017-02-22 Intel Corporation Methods, systems and apparatus to manage power consumption of a graphics engine

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060137377A1 (en) 2004-12-29 2006-06-29 Samson Eric C Method and apparatus for external processor thermal control
CN101994729A (en) * 2010-12-22 2011-03-30 西安交通大学苏州研究院;杜彦亭 Oil temperature control system and control method of refrigeration type hydraulic system
US9304570B2 (en) 2011-12-15 2016-04-05 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including power and performance workload-based balancing between multiple processing elements
WO2015188784A1 (en) * 2014-06-12 2015-12-17 Mediatek Inc. Thermal management method and electronic system with thermal management mechanism
US10048744B2 (en) * 2014-11-26 2018-08-14 Intel Corporation Apparatus and method for thermal management in a multi-chip package

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5502838A (en) * 1994-04-28 1996-03-26 Consilium Overseas Limited Temperature management for integrated circuits
US6173217B1 (en) * 1997-11-26 2001-01-09 Intel Corporation Method and apparatus to control core logic temperature
US6466226B1 (en) * 2000-01-10 2002-10-15 Intel Corporation Method and apparatus for pixel filtering using shared filter resource between overlay and texture mapping engines
US20030177405A1 (en) * 2002-03-15 2003-09-18 Greiner Robert J. Processor temperature control interface
US6704877B2 (en) * 2000-12-29 2004-03-09 Intel Corporation Dynamically changing the performance of devices in a computer platform
US20040148528A1 (en) * 2003-01-24 2004-07-29 Silvester Kelan C. Using multiple thermal points to enable component level power and thermal management
US6928565B2 (en) * 2001-04-13 2005-08-09 Dell Products L.P. Computer system thermal lap management method and apparatus
US7058824B2 (en) * 2001-06-15 2006-06-06 Microsoft Corporation Method and system for using idle threads to adaptively throttle a computer
US7210048B2 (en) * 2003-02-14 2007-04-24 Intel Corporation Enterprise power and thermal management
US7240225B2 (en) * 2003-11-10 2007-07-03 Dell Products L.P. System and method for throttling power in one or more information handling systems

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5895596A (en) 1997-01-27 1999-04-20 Semitool Thermal Model based temperature controller for semiconductor thermal processors
US5990461A (en) * 1997-11-26 1999-11-23 Eastman Kodak Company Photothermographic media processor thermal control
US6535944B1 (en) 1999-03-30 2003-03-18 International Business Machines Corporation Hot plug control of MP based computer system
US6560514B1 (en) 1999-09-23 2003-05-06 Kic Thermal Profiling Method and apparatus for optimizing control of a part temperature in conveyorized thermal processor
KR100935574B1 (en) 2002-11-04 2010-01-07 삼성전자주식회사 System for protecting overheating of ???
US20050030171A1 (en) * 2003-08-06 2005-02-10 Tse-Hung Liu Cooling system for computing device
US20060137377A1 (en) 2004-12-29 2006-06-29 Samson Eric C Method and apparatus for external processor thermal control

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5502838A (en) * 1994-04-28 1996-03-26 Consilium Overseas Limited Temperature management for integrated circuits
US6173217B1 (en) * 1997-11-26 2001-01-09 Intel Corporation Method and apparatus to control core logic temperature
US6466226B1 (en) * 2000-01-10 2002-10-15 Intel Corporation Method and apparatus for pixel filtering using shared filter resource between overlay and texture mapping engines
US6704877B2 (en) * 2000-12-29 2004-03-09 Intel Corporation Dynamically changing the performance of devices in a computer platform
US6928565B2 (en) * 2001-04-13 2005-08-09 Dell Products L.P. Computer system thermal lap management method and apparatus
US7058824B2 (en) * 2001-06-15 2006-06-06 Microsoft Corporation Method and system for using idle threads to adaptively throttle a computer
US20030177405A1 (en) * 2002-03-15 2003-09-18 Greiner Robert J. Processor temperature control interface
US20040148528A1 (en) * 2003-01-24 2004-07-29 Silvester Kelan C. Using multiple thermal points to enable component level power and thermal management
US7210048B2 (en) * 2003-02-14 2007-04-24 Intel Corporation Enterprise power and thermal management
US7240225B2 (en) * 2003-11-10 2007-07-03 Dell Products L.P. System and method for throttling power in one or more information handling systems

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9671845B2 (en) 2005-08-25 2017-06-06 Apple Inc. Methods and apparatuses for dynamic power control
US20070049134A1 (en) * 2005-08-25 2007-03-01 Conroy David G Methods and apparatuses for dynamic power control
US8662943B2 (en) * 2005-08-25 2014-03-04 Apple Inc. Thermal control arrangement for a data processing system
US7529953B1 (en) * 2006-06-05 2009-05-05 Intel Corporation Communication bus power state management
US20090157933A1 (en) * 2006-06-05 2009-06-18 Shaun Conrad Communication bus power state management
US7908497B2 (en) 2006-06-05 2011-03-15 Intel Corporation Communication bus power state management
US20090164684A1 (en) * 2007-12-20 2009-06-25 International Business Machines Corporation Throttling A Point-To-Point, Serial Input/Output Expansion Subsystem Within A Computing System
US7809869B2 (en) 2007-12-20 2010-10-05 International Business Machines Corporation Throttling a point-to-point, serial input/output expansion subsystem within a computing system
US7975156B2 (en) * 2008-10-21 2011-07-05 Dell Products, Lp System and method for adapting a power usage of a server during a data center cooling failure
US20110239025A1 (en) * 2008-10-21 2011-09-29 Dell Products, Lp System and Method for Adapting a Power Usage of a Server During a Data Center Cooling Failure
US8195970B2 (en) 2008-10-21 2012-06-05 Dell Products, Lp System and method for adapting a power usage of a server during a data center cooling failure
US20100100254A1 (en) * 2008-10-21 2010-04-22 Dell Products, Lp System and Method for Adapting a Power Usage of a Server During a Data Center Cooling Failure
US8386824B2 (en) 2008-10-21 2013-02-26 Dell Products, Lp System and method for adapting a power usage of a server during a data center cooling failure
US9792064B2 (en) 2011-12-22 2017-10-17 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including autonomous hardware-based deep power down in devices
US9400545B2 (en) 2011-12-22 2016-07-26 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including autonomous hardware-based deep power down in devices
EP2939080A4 (en) * 2012-12-27 2017-02-22 Intel Corporation Methods, systems and apparatus to manage power consumption of a graphics engine
US20140208071A1 (en) * 2013-01-24 2014-07-24 Bub-chul Jeong Adaptive service controller, system on chip and method of controlling the same
US9684633B2 (en) * 2013-01-24 2017-06-20 Samsung Electronics Co., Ltd. Adaptive service controller, system on chip and method of controlling the same
US9625890B2 (en) * 2014-03-28 2017-04-18 Intel Corporation Coordinating control loops for temperature control
US20150277454A1 (en) * 2014-03-28 2015-10-01 Intel Corporation Coordinating control loops for temperature control

Also Published As

Publication number Publication date
US20110090640A1 (en) 2011-04-21
TWI294566B (en) 2008-03-11
CN100557548C (en) 2009-11-04
DE112005003324B4 (en) 2009-11-12
US8781641B2 (en) 2014-07-15
WO2006072097A2 (en) 2006-07-06
CN101088063A (en) 2007-12-12
TW200700966A (en) 2007-01-01
WO2006072097A3 (en) 2006-09-14
DE112005003324T5 (en) 2007-11-29

Similar Documents

Publication Publication Date Title
JP5302681B2 (en) Dynamic temperature control method and apparatus
JP5705983B2 (en) The provision of high-speed non-volatile storage in a secure environment
JP5781255B1 (en) System and method for adaptive thermal management in portable computing devices
US6006168A (en) Thermal model for central processing unit
US7549177B2 (en) Advanced thermal management using an average power controller over an adjustable time window
US6021456A (en) Method for communicating interrupt data structure in a multi-processor computer system
JP4982375B2 (en) Sharing the monitored cache line through a plurality of cores
US20090190427A1 (en) System to Enable a Memory Hub Device to Manage Thermal Conditions at a Memory Device Level Transparent to a Memory Controller
JP3927532B2 (en) The information processing apparatus, a method of controlling an information processing apparatus, a program and a recording medium
US5590341A (en) Method and apparatus for reducing power consumption in a computer system using ready delay
US4924380A (en) Dual rotating priority arbitration method for a multiprocessor memory bus
KR100647166B1 (en) Operating System Coordinated Thermal Management
US9074947B2 (en) Estimating temperature of a processor core in a low power state without thermal sensor information
JP5138036B2 (en) Technology to store cached information during the low power mode
JP3715475B2 (en) Temperature control method of the temperature control circuit, and an electronic device electronics
JP4404887B2 (en) Dynamic lane management system and method
CN100429605C (en) Extended thermal management
KR100370368B1 (en) Acpi compliant computer system for entering sleep mode when internal temperature exceeds predetermined temperature and method thereof
US20030088799A1 (en) Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration
US7200688B2 (en) System and method asynchronous DMA command completion notification by accessing register via attached processing unit to determine progress of DMA command
US20030120918A1 (en) Hard drive security for fast boot
US7308587B2 (en) Method and apparatus for preventing the transitioning of computer system power modes while the system is in motion
US8233273B2 (en) Electronic device
JP3983250B2 (en) Arithmetic processing method and processing unit
US9778664B2 (en) Memory module thermal management

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAMSON, ERIC C.;HORIGAN, JOHN WILLIAM;JACKSON, ROBERT T.;AND OTHERS;REEL/FRAME:016388/0550;SIGNING DATES FROM 20050203 TO 20050308