US20060098472A1 - Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same - Google Patents

Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same Download PDF

Info

Publication number
US20060098472A1
US20060098472A1 US11/270,459 US27045905A US2006098472A1 US 20060098472 A1 US20060098472 A1 US 20060098472A1 US 27045905 A US27045905 A US 27045905A US 2006098472 A1 US2006098472 A1 US 2006098472A1
Authority
US
United States
Prior art keywords
resistor
nonvolatile memory
diode
disposed
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/270,459
Other versions
US7602042B2 (en
Inventor
Seung-Eon Ahn
In-kyeong Yoo
Young-Soo Joung
Young-Kwan Cha
Myoung-Jae Lee
David Seo
Sun-Ae Seo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to KR20040091497A priority Critical patent/KR100657911B1/en
Priority to KR10-2004-0091497 priority
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AHN, SEUNG-EON, CHA, YOUNG-KWAN, JOUNG, YOUNG-SOO, LEE, MYOUNG-JAE, SEO, DAVID, SEO, SUN-AE, YOO, IN-KYEONG
Publication of US20060098472A1 publication Critical patent/US20060098472A1/en
Application granted granted Critical
Publication of US7602042B2 publication Critical patent/US7602042B2/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0007Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/101Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including resistors or capacitors only
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/24Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures
    • H01L27/2409Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures comprising two-terminal selection components, e.g. diodes
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/24Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures
    • H01L27/2463Arrangements comprising multiple bistable or multistable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays, details of the horizontal layout
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/72Array wherein the access device being a diode
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/73Array where access device function, e.g. diode function, being merged with memorizing function of memory element
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/12Details
    • H01L45/122Device geometry
    • H01L45/1233Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/14Selection of switching materials
    • H01L45/145Oxides or nitrides
    • H01L45/146Binary metal oxides, e.g. TaOx

Abstract

A nonvolatile memory device including a lower electrode, a resistor structure disposed on the lower electrode, a diode structure disposed on the resistor structure, and an upper electrode disposed on the diode structure. A nonvolatile memory device wherein the resistor structure includes one resistor and the diode structure includes one diode. An array of nonvolatile memory devices as described above.

Description

    PRIORITY STATEMENT
  • This application claims the benefit of Korean Patent Application No. 10-2004-0091497, filed on Nov. 10, 2004, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • Example embodiments of the present invention relate to a nonvolatile memory device, an array of nonvolatile memory devices, and methods of making the same.
  • 2. Description of the Related Art
  • Recently, studies have been made on semiconductor memory device that increase the number of memory cells per area (e.g., integration density), increase operating speed, and/or that can be driven with lower power.
  • In general, a semiconductor memory device may include many memory cells that are connected through circuits. In a dynamic random access memory (DRAM), which is a representative semiconductor memory device, a unit memory cell may be comprised of one switch and one capacitor. Such a DRAM may be advantageous due to its high integration density and/or fast operating speed. However, when the power supply is cut off, a DRAM loses all stored data.
  • By comparison, some nonvolatile memory devices, for example, a flash memory device, can retain stored data even if power supply is interrupted. Although a flash memory device may have a nonvolatile characteristic, it may also have lower integration density and/or slower operating speed than a volatile memory device.
  • Several nonvolatile memory devices, for example, a magnetic random access memory (MRAM), a ferroelectric random access memory (FRAM), and a phase-change random access memory (PRAM) are currently under study.
  • An NRAM stores data using a change of magnetization direction in a tunnel junction and an FRAM stores data using a polarization direction of a ferroelectric material. Although MRAMs and FRAMs have advantages and disadvantages, they both basically have higher integration density, faster operating speed, and/or can be driven with lower power as described above. Research is also being carried out to improve the data retention characteristic of MRAMs and FRAMs.
  • A PRAM may store data using one or more of a material's characteristic, namely, a variation in resistance with respect to a phase change. A PRAM may include one resistor and one switch (transistor). The resistor used for the PRAM may be a chalcogenide resistor, which may change from a crystalline state to an amorphous (and vice versa) according to a temperature that is controlled when the resistor is formed. A PRAM may be based on the principle that a crystalline resistor is typically more resistive than an amorphous resistor. In fabricating a PRAM using a conventional DRAM process, performing an etch process may become more complicated and/or takes more time. Accordingly, the productivity of such memory devices may decrease and/or the cost of production may increase, thus weakening the competitiveness of the devices.
  • SUMMARY OF THE INVENTION
  • Example embodiments of the present invention provide a nonvolatile memory device including one resistor and one diode, which may be fabricated in a simpler process, can be driven with lower power, and/or has a faster operating speed.
  • According to an example embodiment of the present invention, there is provided a nonvolatile memory device. The device may include a lower electrode, a resistor structure disposed on the lower electrode, a diode structure disposed on the resistor structure, and an upper electrode disposed on the diode structure.
  • In an example embodiment, the resistor structure may include a buffer layer disposed on the lower electrode and a data storage layer disposed on the buffer layer.
  • In an example embodiment, the resistor structure may be formed of at least one of NiO, TiO2, HfO, ZrO, ZnO, WO3, CoO, and Nb2O5. In an example embodiment, the amount of oxygen in the material of the resistor structure may be varied.
  • In an example embodiment, the diode structure may include a first oxide layer disposed on the resistor structure and a second oxide layer disposed on the first oxide layer. In an example embodiment, the first oxide layer may be formed of p-type oxide and the second oxide layer may be formed of n-type oxide.
  • According to another example embodiment of the present invention, there is provided an array of a nonvolatile memory device. The array may include at least two bit lines arranged at regular intervals, at least two word lines arranged at regular intervals and disposed across the bit lines, a resistor structure disposed on the bit lines at each of the intersections of the bit lines and word lines, and a diode structure disposed in contact with the resistor structure and the word lines.
  • In example embodiments, a nonvolatile memory device may include one resistor and one diode. In other example embodiments, an array of nonvolatile memory device may include multiple nonvolatile memory devices with one resistor and one diode.
  • According to another example embodiment of the present invention, there is provided a method of manufacturing a nonvolatile memory device including forming a lower electrode on a substrate, forming a resistor structure on the lower electrode, forming a diode structure on the resistor structure, and forming an upper electrode on the diode structure.
  • According to another example embodiment of the present invention, there is provided a method of manufacturing an array of nonvolatile memory devices including forming at least two bit lines on a substrate, arranged at regular intervals, forming one or more resistor structures on the at least two bit lines at desired locations, forming a diode structure on each of the one or more resistor structures, and forming at least two word lines arranged at regular intervals and disposed across the at least two bit lines; the at least two bit lines and the at least two word lines intersecting at the desired locations, the at least two bit lines and the at least two word lines being electrically connected via the one or more resistor and diode structures.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention will become more apparent by describing in detail example embodiments thereof with reference to the attached drawings in which:
  • FIG. 1A illustrates a nonvolatile memory device including one resistor and one diode according to an example embodiment of the present invention;
  • FIG. 1B is a graph showing characteristics of materials used for the nonvolatile memory device including one resistor and one diode as shown in FIG. 1;
  • FIG. 2 illustrates an array structure of the nonvolatile memory device including one resistor and one diode as shown in FIG. 1;
  • FIG. 3 is an equivalent circuit diagram of the array of the nonvolatile memory device including one resistor and one diode as shown in FIG. 2;
  • FIG. 4 is a graph showing operating characteristics of the nonvolatile memory device including one resistor and one diode as shown in FIG. 1; and
  • FIG. 5 is a diagram for explaining the operating principle of the nonvolatile memory device including one resistor and one diode as shown in FIGS. 2 and 3.
  • DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS OF THE INVENTION
  • Various example embodiments of the present invention will now be described more fully with reference to the accompanying drawings in which some example embodiments of the invention are shown. In the drawings, the thicknesses of layers and regions are exaggerated for clarity.
  • Detailed illustrative embodiments of the present invention are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present invention. This invention may, however, may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
  • Accordingly, while example embodiments of the invention are capable of various modifications and alternative forms, embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit example embodiments of the invention to the particular forms disclosed, but on the contrary, example embodiments of the invention are to cover all modifications, equivalents, and alternatives falling within the scope of the invention. Like numbers refer to like elements throughout the description of the figures.
  • It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments of the present invention. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between”, “adjacent” versus “directly adjacent”, etc.).
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises”, “comprising,”, “includes”and/or “including”, when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
  • It should also be noted that in some alternative implementations, the functions/acts noted may occur out of the order noted in the FIGS. For example, two FIGS. shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
  • A nonvolatile memory device including one or more resistors and one or more diodes according to the present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which example embodiments of the invention are shown.
  • FIG. 1A is a cross sectional view of a nonvolatile memory device including one resistor and one diode according to an example embodiment of the present invention.
  • Referring to FIG. 1A, the memory device includes a substrate 10, a lower electrode 11, a resistor structure including one or more resistance layers 12 and 13, a diode structure including one or more diode layers 14 and 15, and an upper electrode 16, which are sequentially stacked. In an example embodiment, the resistance layers 12 and 13 may function as a data storage portion. A first resistance layer 12 may act as a buffer layer and a second resistance layer 13 may act as a data storage layer. The first resistance layer 12, which acts as the buffer layer, may be optionally formed. The diode structure may be a p-n junction structure and include a first oxide layer 14 and a second oxide layer 15.
  • In an example embodiment, the substrate 10 may be a semiconductor substrate, for example, a Si substrate, that is used for a typical semiconductor device. The lower and upper electrodes 11 and 16 may be formed of a conductive material, for example a metal, that is typically used for an electrode of a semiconductor device. In an example embodiment, a material for the lower electrode 11 may be selectively determined according to the kind of material formed thereon. The first and second resistance layers 12 and 13 may be formed on the lower electrode 11. The first and second resistance layers 12 and 13 may be formed of transition metal oxide, for example, at least one of NiO, TiO2, HfO, ZrO, ZnO, WO3, CoO, and Nb2O5. The first and second resistance layers 12 and 13 may be formed of the same material, for example, NiO or different materials.
  • In an example embodiment, the first and second resistance layers 12 and 13 may include a chalcogenide.
  • For example, the first and second resistance layers 12 and 13 may include chalcogenide alloys such as germanium-antimony-tellurium (Ge—Sb—Te), arsenic-antimony-tellurium (As—Sb—Te), tin-antimony-tellurium (Sn—Sb—Te), or tin-indium-antimony-tellurium (Sn—In—Sb—Te), arsenic-germanium-antimony-tellurium (As—Ge—Sb—Te). Alternatively, the first and second resistance layers 12 and 13 may include an element in Group VA-antimony-tellurium such as tantalum-antimony-tellurium (Ta—Sb—Te), niobium-antimony-tellurium (Nb—Sb—Te) or vanadium-antimony-tellurium (V—Sb—Te) or an element in Group VA-antimony-selenium such as tantalum-antimony-selenium (Ta—Sb—Se), niobium-antimony-selenium (Nb—Sb—Se) or vanadium-antimony-selenium (V—Sb—Se). Further, the first and second resistance layers 12 and 13 may include an element in Group VIA-antimony-tellurium such as tungsten-antimony-tellurium (W—Sb—Te), molybdenum-antimony-tellurium (Mo—Sb—Te), or chrome-antimony-tellurium (Cr—Sb—Te) or an element in Group VIA-antimony-selenium such as tungsten-antimony-selenium (W—Sb—Se), molybdenum-antimony-selenium (Mo—Sb—Se) or chrome-antimony-selenium (Cr—Sb—Se).
  • Although the first and second resistance layers 12 and 13 is described above as being formed primarily of ternary phase-change chalcogenide alloys, the chalcogenide alloy of the first and second resistance layers 12 and 13 could be selected from a binary phase-change chalcogenide alloy or a quaternary phase-change chalcogenide alloy. Example binary phase-change chalcogenide alloys may include one or more of Ga—Sb, In—Sb, In—Se, Sb2—Te3 or Ge—Te alloys; example quaternary phase-change chalcogenide alloys may include one or more of an Ag—In—Sb—Te, (Ge—Sn)—Sb—Te, Ge—Sb—(Se—Te) or Te81—Ge15—Sb2—S2 alloy, for example.
  • In an example embodiment, the first and second resistance layers 12 and 13 may also be formed of transition metal oxide that includes at least one material of nickel oxide (NiO), titanium oxide (TiO2), hafnium oxide (HfO), niobium oxide (Nb2O5), zinc oxide (ZnO), zirconium oxide (ZrO2), tungsten oxide (WO3), cobalt oxide (CoO), GST (Ge2Sb2Te5), and PCMO (PrxCa1-xMnO3).
  • The first oxide layer 14 may be formed of p-type oxide and the second oxide layer 15 may be formed of n-type oxide or vice versa. For example, the first and second oxide layers 14 and 15 may be formed of transparent metal oxide with a controlled fraction of oxygen. The transition metal oxide may have an electrical characteristic, which varies with the amount of oxygen combined with transition metal. The first and second oxide layers 14 and 15 may be formed of the same material as the second resistance layer 13, but they may exhibit a p-type semiconductor characteristic or an n-type semiconductor characteristic by increasing a fraction of oxygen more than the second resistance layer 13. In an example embodiment, the first oxide layer 14 and the second oxide layer 15 may be referred to a p-type oxide layer 14 and an n-type oxide layer 15, respectively.
  • FIG. 1B is a graph showing characteristics of materials used for the nonvolatile memory device including one resistor and one diode as shown in FIG. 1A. In an example embodiment, FIG. 1B shows a variation in resistance with respect to a fractional oxygen partial pressure for the formation of NiO.
  • Referring to FIG. 1B, when a fraction of oxygen in NiO is low (region “A”), NiO is similar in characteristics to Ni. However, as the fraction of oxygen increases (region “B”), resistance increases, thus showing a switching characteristic. As the fraction of oxygen further increases (region “C”), resistance decreases, thus showing a semiconductor characteristic. Any one of the resistance layers 12 and 13, the p-type oxide layer 14, and the n-type oxide layer 15 may be formed of transition metal oxide, for example, NiO, with a controlled fraction of oxygen. In a manufacturing process, the resistance layers 12 and 13, the p-type oxide layer 14, and the n-type oxide layer 15 may be sequentially formed in-situ by depositing the same transition metal on a sample using, for example, sputtering while controlling the amount of oxygen gas injected into a reaction chamber. In other example embodiments, other of the above-described transition metal oxides and combinations thereof may exhibit similar characteristics.
  • FIG. 2 illustrates an array structure of the nonvolatile memory array including one resistor and one diode as shown in FIG. 1.
  • Referring to FIG. 2, a plurality of lower electrodes 11 are disposed at regular intervals, and a plurality of upper electrodes 16 are disposed across the lower electrodes 11. Also, resistance layers 12 and 13 and a p-n junction diode structure 14 and 15 are formed at each of the intersections of the lower electrodes 11 and the upper electrodes 16.
  • FIG. 3 is an equivalent circuit diagram of the array of the nonvolatile memory device including a resistor and a diode as shown in FIG. 2.
  • The electrical characteristics of the second resistance layer 13 of the nonvolatile memory device including a resistor and a diode according to an example embodiment of the present invention will be described with reference to FIG. 4. In FIG. 4, a horizontal axis refers to voltage applied through the upper and lower electrodes 16 and 11, respectively, and a vertical axis refers to current that passes through the second resistance layer 13.
  • FIG. 4 shows two current-voltage curves G1 and G2. The curve G1 shows a case where the resistance of the second resistance layer 13 is lowered, that is, current that passes through the second resistance layer 13 is higher for the same voltage. By comparison, the curve G2 shows a case where the resistance of the second resistance layer 13 is elevated, that is, current that passes through the second resistance layer 13 is lower for the same voltage. In an example embodiment of the present invention, the semiconductor memory device including one resistor and one diode makes use of different current-resistance characteristics, as will now be described in detail.
  • At the outset, when applied voltage is gradually increased from 0V to 1V, current may increase in proportion to the voltage along the curve G1. However, with the application of V1, current may be reduced and varied along the curve G2. This phenomenon continues in the range of V1≦V≦V2. Also, when voltage is applied in the range of V2<V, current increases along the curve G1 again. In an example embodiment, resistance in the curve GI may be referred to as a first resistance and resistance in the curve G2 may be referred to as a second resistance. That is, it can be seen that the resistance of the second resistance layer 13 sharply increases in the range of V1≦V≦V2.
  • Also, a nonvolatile memory device including one resistor and one diode according to example embodiments of the present invention may have one or more of the following characteristics. Initially, after a voltage is applied in the range of V1≦V≦V2, when voltage is applied in the range of V<V1, current is detected based on the curve G2. After a voltage is applied in the range of V2<V, when voltage is applied in the range of V<V1, current is detected based on the curve G1. Accordingly, the nonvolatile memory device according to example embodiments of the present invention can properly operate using the above-described characteristics.
  • That is, in the nonvolatile memory device including one resistor and one diode according to example embodiments of the present invention, when voltage is applied in the range of V2<V through the lower and upper electrodes 11 and 16, the first resistance may be stored in the second resistance layer 13. When voltage is applied in the range of V1≦V≦V2, the second resistance may be stored in the second resistance layer 13. By applying a voltage less than V1 and reading a current value, a state of memory stored in the second resistance layer 13 can be read.
  • FIG. 5 is a diagram for explaining the operating principle of the nonvolatile memory device including one resistor and one diode as shown in FIGS. 2 and 3. FIG. 5 illustrates four memory cells ‘aa’, ‘ab’, ‘ba’, and ‘bb’, and each of bit lines B1 and B2 and word lines W1 and W2 is shared by a pair of cells.
  • A process of storing the first resistance (of the curve G1 of FIG. 4) in the second resistance layer 13 may be referred to as a program process (set), and a process of storing the second resistance (of the curve G2 of FIG. 4) in the second resistance layer 13 may be referred to as an erase process (reset).
  • In order to store the first resistance in the cell ‘aa’ of FIG. 5, a voltage of V2 or higher may be applied. For this operation, a voltage of V0 (V2<V0) may be applied to the bit line B1 and the word line W2. In this case, the cells ‘ab’ and ‘ba’ do not operate because there is no difference in electric potential between the upper and lower electrodes. Also, the cell ‘bb’ does not operate because a reverse voltage is applied thereto. Therefore, the first resistance is stored only in the cell ‘aa’.
  • Thereafter, in order to store the second resistance in the cell ‘aa’, a voltage of V1≦V≦V2 may be applied. For this operation, a voltage of V1≦V≦V2 may be applied only to the bit line B1 and the word line W2, and the bit line B2 and the word line W1 are grounded. Accordingly, the first resistance is erased from the second resistance layer 13 of the cell ‘aa’ and the second resistance is programmed in the second resistance layer 13. The first resistance may be designated as ‘0’ and the second resistance may be designated as ‘1,’ and the reverse designation is also possible.
  • Further, a resistance state of the second resistance layer 13 that is a data storage layer of the cell ‘aa’ can be read using a current value that is measured by applying a voltage Vr less than V1 to the cell ‘aa’. In this case, the voltage Vr may be applied only to the bit line B1 and the word line W2 as described above, it is determined whether the measured current corresponds to the curve G1 or the curve G2 of FIG. 4, and stored data is read.
  • Example embodiments of the present invention may have one or more of the following advantages.
  • A unit cell structure of a nonvolatile memory device according to example embodiments of the present invention may include one diode and one resistor, which are sequentially stacked. As a result, the nonvolatile memory device and an array cell structure thereof may be structurally simple.
  • A nonvolatile memory device according to example embodiments of the present invention may be formed using conventional DRAM manufacturing processes. Unlike a memory device including a typical switching device, a resistance layer and a diode structure formed thereon can be formed in-situ by controlling a fraction of oxygen. As a result, the manufacture of a nonvolatile memory device according to example embodiments of the present invention may be simple, so that productivity is increased and/or the cost of production is lowered.
  • Data can be simply stored and/or reproduced using materials with unique characteristics, thus enabling devices operating at higher speed.
  • While the present invention has been particularly shown and described with reference to example embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (18)

1. A nonvolatile memory device comprising:
a lower electrode;
a resistor structure disposed on the lower electrode;
a diode structure disposed on the resistor structure; and
an upper electrode disposed on the diode structure.
2. The device according to claim 1, wherein the resistor structure includes:
a buffer layer disposed on the lower electrode; and
a data storage layer disposed on the buffer layer.
3. The device according to claim 1, wherein the resistor structure is formed of at least one selected from the group consisting of NiO, TiO2, HfO, ZrO, ZnO, WO3, CoO, and Nb2O5.
4. The device according to claim 1, wherein the diode structure includes:
a first oxide layer disposed on the resistor structure; and
a second oxide layer disposed on the first oxide layer.
5. The device according to claim 4, wherein the first oxide layer is formed of p-type oxide and the second oxide layer is formed of n-type oxide.
6. The device according to claim 5, wherein any one of p-type oxide and n-type oxide is formed of at least one selected from the group consisting of NiO, TiO2, HfO, ZrO, ZnO, WO3, CoO, and Nb2O5.
7. The device according to claim 1, wherein the resistor structure includes one resistor and the diode structure includes one diode.
8. An array of a nonvolatile memory device, the array comprising:
at least two bit lines arranged at regular intervals;
at least two word lines arranged at regular intervals and disposed across the bit lines;
a resistor structure disposed on the bit lines at each of the intersections of the bit lines and word lines; and
a diode structure disposed in contact with the resistor structure and the word lines.
9. The array according to claim 8, wherein the resistor structure includes:
a buffer layer disposed on the lower electrode; and
a data storage layer disposed on the buffer layer.
10. The array according to claim 8, wherein the resistor structure is formed of at least one selected from the group consisting of NiO, TiO2, HfO, ZrO, ZnO, WO3, CoO, and Nb2O5.
11. The array according to claim 8, wherein the diode structure includes:
a first oxide layer disposed on the resistor structure; and
a second oxide layer disposed on the first oxide layer.
12. The array according to claim 11, wherein the first oxide layer is formed of p-type oxide and the second oxide layer is formed of n-type oxide.
13. The array according to claim 11, wherein any one of p-type oxide and n-type oxide is formed of at least one selected from the group consisting of NiO, TiO2, HfO, ZrO, ZnO, WO3, CoO, and Nb2O5.
14. The array according to claim 11, wherein the resistor structure includes one resistor and the diode structure includes one diode.
15. A method of manufacturing a nonvolatile memory device comprising:
forming a lower electrode on a substrate;
forming a resistor structure on the lower electrode;
forming a diode structure on the resistor structure; and
forming an upper electrode on the diode structure.
16. A method of manufacturing an array of nonvolatile memory devices comprising:
forming at least two bit lines on a substrate, arranged at regular intervals;
forming one or more resistor structures on the at least two bit lines at desired locations;
forming a diode structure on each of the one or more resistor structures; and
forming at least two word lines arranged at regular intervals and disposed across the at least two bit lines; the at least two bit lines and the at least two word lines intersecting at the desired locations, the at least two bit lines and the at least two word lines being electrically connected via the one or more resistor and diode structures.
17. A nonvolatile memory device manufactured in accordance with the method of claim 15.
18. An array of nonvolatile memory devices manufactured in accordance with the method of claim 16.
US11/270,459 2004-11-10 2005-11-10 Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same Active US7602042B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR20040091497A KR100657911B1 (en) 2004-11-10 2004-11-10 Nonvolitile Memory Device Comprising One Resistance Material and One Diode
KR10-2004-0091497 2004-11-10

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/979,432 US7935953B2 (en) 2004-11-10 2007-11-02 Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/979,432 Continuation-In-Part US7935953B2 (en) 2004-11-10 2007-11-02 Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same

Publications (2)

Publication Number Publication Date
US20060098472A1 true US20060098472A1 (en) 2006-05-11
US7602042B2 US7602042B2 (en) 2009-10-13

Family

ID=35725850

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/270,459 Active US7602042B2 (en) 2004-11-10 2005-11-10 Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same
US11/979,432 Active 2027-07-23 US7935953B2 (en) 2004-11-10 2007-11-02 Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/979,432 Active 2027-07-23 US7935953B2 (en) 2004-11-10 2007-11-02 Nonvolatile memory device, array of nonvolatile memory devices, and methods of making the same

Country Status (5)

Country Link
US (2) US7602042B2 (en)
EP (1) EP1657753B1 (en)
JP (1) JP4981304B2 (en)
KR (1) KR100657911B1 (en)
CN (1) CN100593242C (en)

Cited By (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060250837A1 (en) * 2005-05-09 2006-11-09 Sandisk 3D, Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
US20070114508A1 (en) * 2005-11-23 2007-05-24 Matrix Semiconductor, Inc. Reversible resistivity-switching metal oxide or nitride layer with added metal
US20070114509A1 (en) * 2005-11-23 2007-05-24 Sandisk 3D Llc Memory cell comprising nickel-cobalt oxide switching element
US20070187829A1 (en) * 2006-02-14 2007-08-16 International Business Machines Corporation Nonvolatile memory cell comprising a chalcogenide and a transition metal oxide
US20070205456A1 (en) * 2006-03-02 2007-09-06 Samsung Electronics Co., Ltd. Nonvolatile memory device and nonvolatile memory array including the same
US20070228414A1 (en) * 2006-03-31 2007-10-04 Sandisk 3D, Llc Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
US20070236981A1 (en) * 2006-03-31 2007-10-11 Sandisk 3D, Llc Multilevel nonvolatile memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US20070252193A1 (en) * 2006-04-28 2007-11-01 Samsung Electronics Co., Ltd. Non-volatile memory devices including variable resistance material
US20070290186A1 (en) * 2006-05-04 2007-12-20 El Mostafa Bourim Non-volatile variable resistance memory device and method of fabricating the same
US20080090337A1 (en) * 2006-10-03 2008-04-17 Williams R Stanley Electrically actuated switch
US20080116441A1 (en) * 2006-11-16 2008-05-22 Usha Raghuram Nonvolatile phase change memory cell having a reduced contact area
US20080119007A1 (en) * 2006-11-16 2008-05-22 Usha Raghuram Method of making a nonvolatile phase change memory cell having a reduced contact area
US20080116438A1 (en) * 2006-11-16 2008-05-22 Samsung Electronics Co., Ltd. Resistive random access memory having a solid solution layer and method of manufacturing the same
US20080173931A1 (en) * 2007-01-19 2008-07-24 Macronix International Co., Ltd. Multilevel-Cell Memory Structures Employing Multi-Memory Layers with Tungsten Oxides and Manufacturing Method
US20080185572A1 (en) * 2007-02-05 2008-08-07 Tony Chiang Methods for forming resistive switching memory elements
US20080197336A1 (en) * 2007-02-16 2008-08-21 Samsung Electronics Co., Ltd. Nonvolatile memory devices and methods of forming the same
US20080219039A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Nonvolatile memory elements with metal-deficient resistive-switching metal oxides
US20080220601A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Methods for forming nonvolatile memory elements with resistive-switching metal oxides
US20080278990A1 (en) * 2007-05-09 2008-11-13 Pragati Kumar Resistive-switching nonvolatile memory elements
US20080296550A1 (en) * 2007-05-30 2008-12-04 Samsung Electronics Co., Ltd. Resistive random access memory device and methods of manufacturing and operating the same
US20090001342A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20090001343A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US20090001344A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20090001345A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US20090026434A1 (en) * 2007-07-25 2009-01-29 Malhotra Sandra G Nonvolatile memory elements
US20090039332A1 (en) * 2007-08-09 2009-02-12 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive non-volatile memory device
US20090095985A1 (en) * 2007-10-10 2009-04-16 Samsung Electronics Co., Ltd. Multi-layer electrode, cross point memory array and method of manufacturing the same
US20090147558A1 (en) * 2007-12-07 2009-06-11 Yukio Tamai Variable resistance element, method for producing the same, and nonvolatile semiconductor storage device
US20090257271A1 (en) * 2006-12-19 2009-10-15 Fujitsu Limited Resistance change element and method of manufacturing the same
US20090272959A1 (en) * 2008-05-01 2009-11-05 Prashant Phatak Non-Volatile Resistive-Switching Memories
US20100021626A1 (en) * 2008-07-23 2010-01-28 Chun-I Hsieh Method of fabricating rram
US20100051896A1 (en) * 2008-09-02 2010-03-04 Samsung Electronics Co., Ltd. Variable resistance memory device using a channel-shaped variable resistance pattern
US20100083487A1 (en) * 2006-12-19 2010-04-08 Fujitsu Limited Method of manufacturing resistance change element
US7704789B2 (en) 2007-02-05 2010-04-27 Intermolecular, Inc. Methods for forming resistive switching memory elements
US20100176365A1 (en) * 2009-01-09 2010-07-15 Samsung Electronics Co., Ltd. Resistance variable memory devices and methods of fabricating the same
US20100188884A1 (en) * 2008-05-08 2010-07-29 Satoru Mitani Nonvolatile memory element, nonvolatile memory apparatus, and method of writing data to nonvolatile memory element
US20100193760A1 (en) * 2007-07-18 2010-08-05 Takeshi Takagi Current restricting element, memory apparatus incorporating current restricting element, and fabrication method thereof
US20100224849A1 (en) * 2009-03-09 2010-09-09 Samsung Electronics Co., Ltd. Oxide diode, method of manufacturing the same, and electronic device and resistive memory device including the same
US20100237313A1 (en) * 2007-10-30 2010-09-23 Takumi Mikawa Nonvolatile semiconductor memory device and manufacturing method thereof
US20100258779A1 (en) * 2007-11-29 2010-10-14 Takumi Mikawa Nonvolatile memory device and manufacturing mehtod thereof
US20100264393A1 (en) * 2007-12-10 2010-10-21 Takumi Mikawa Nonvolatile memory device and manufacturing method thereof
US7829875B2 (en) 2006-03-31 2010-11-09 Sandisk 3D Llc Nonvolatile rewritable memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US7863087B1 (en) 2007-05-09 2011-01-04 Intermolecular, Inc Methods for forming resistive-switching metal oxides for nonvolatile memory elements
US20110001112A1 (en) * 2009-07-03 2011-01-06 Masahiro Kiyotoshi Nonvolatile memory device and manufacturing method thereof
US20110001110A1 (en) * 2008-04-07 2011-01-06 Kensuke Takahashi Resistance change element and manufacturing method thereof
US20110147692A1 (en) * 2009-12-21 2011-06-23 Jeonghee Park Variable resistance memory device and method of forming the same
US7972897B2 (en) 2007-02-05 2011-07-05 Intermolecular, Inc. Methods for forming resistive switching memory elements
US20110220861A1 (en) * 2008-10-30 2011-09-15 Atsushi Himeno Nonvolatile semiconductor memory device and manufacturing method thereof
US20110227030A1 (en) * 2009-01-13 2011-09-22 Pickett Matthew D Memristor Having a Triangular Shaped Electrode
US20120001143A1 (en) * 2009-03-27 2012-01-05 Dmitri Borisovich Strukov Switchable Junction with Intrinsic Diode
US20120012809A1 (en) * 2009-06-25 2012-01-19 Jianhua Yang Switchable Junction with Intrinsic Diodes with Different Switching Threshold
US8101937B2 (en) 2007-07-25 2012-01-24 Intermolecular, Inc. Multistate nonvolatile memory elements
US8106377B2 (en) 2006-12-19 2012-01-31 Fujitsu Limited Resistance change element and method of manufacturing the same
US20120074376A1 (en) * 2007-03-05 2012-03-29 Intermolecular, Inc. Nonvolatile memory elements with metal deficient resistive switching metal oxides
US20120267598A1 (en) * 2009-10-09 2012-10-25 Nec Corporation Semiconductor device and method for manufacturing the same
US8581225B2 (en) 2010-04-28 2013-11-12 Panasonic Corporation Variable resistance nonvolatile memory device and method of manufacturing the same
US8675393B2 (en) 2010-03-25 2014-03-18 Panasonic Corporation Method for driving non-volatile memory element, and non-volatile memory device
US8811061B2 (en) 2010-09-27 2014-08-19 Panasonic Corporation Memory device, semiconductor storage device, method for manufacturing memory device, and reading method for semiconductor storage device
US8871561B2 (en) 2011-02-01 2014-10-28 Panasonic Corporation Variable resistance nonvolatile storage device and method for manufacturing the same
US9251898B2 (en) 2011-02-10 2016-02-02 Panasonic Intellectual Property Management Co., Ltd. Method for programming nonvolatile memory element, method for initializing nonvolatile memory element, and nonvolatile memory device

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100657911B1 (en) * 2004-11-10 2006-12-14 삼성전자주식회사 Nonvolitile Memory Device Comprising One Resistance Material and One Diode
KR101159075B1 (en) * 2006-06-27 2012-06-25 삼성전자주식회사 Variable resistance random access memory device comprising n+ interfacial layer
JP4118942B2 (en) 2006-10-16 2008-07-16 松下電器産業株式会社 Nonvolatile memory element and manufacturing method thereof
US8258493B2 (en) 2006-11-20 2012-09-04 Panasonic Corporation Nonvolatile semiconductor memory apparatus and manufacturing method thereof
WO2008097742A1 (en) * 2007-02-05 2008-08-14 Interolecular, Inc. Methods for forming resistive switching memory elements
CN101042933B (en) 2007-04-12 2010-05-19 复旦大学 Non-volatile SRAM unit, array and its operation method and uses thereof
KR20080105979A (en) 2007-05-30 2008-12-04 삼성전자주식회사 Resistive random access memory device
KR101219774B1 (en) 2007-07-20 2013-01-18 삼성전자주식회사 Method of forming semiconductor device having transition metal oxide layer and related device
US8212281B2 (en) 2008-01-16 2012-07-03 Micron Technology, Inc. 3-D and 3-D schottky diode for cross-point, variable-resistance material memories, processes of forming same, and methods of using same
KR20090080751A (en) 2008-01-22 2009-07-27 삼성전자주식회사 Resistive random access memory device and method of manufacturing the same
US8030634B2 (en) 2008-03-31 2011-10-04 Macronix International Co., Ltd. Memory array with diode driver and method for fabricating the same
EP2139054A3 (en) 2008-06-25 2011-08-31 Samsung Electronics Co., Ltd. Memory device and method of manufacturing the same
WO2010087836A1 (en) * 2009-01-29 2010-08-05 Hewlett-Packard Development Company, L.P. Electrically actuated device
KR101009441B1 (en) 2009-02-06 2011-01-19 한국과학기술연구원 Fabrication method of room temperature processed thin film structure multi-layered with metal oxide for high device yield resistive random access memory device
JP5044586B2 (en) * 2009-02-24 2012-10-10 株式会社東芝 Semiconductor memory device
US8420478B2 (en) * 2009-03-31 2013-04-16 Intermolecular, Inc. Controlled localized defect paths for resistive memories
KR20100130419A (en) 2009-06-03 2010-12-13 삼성전자주식회사 Heterojunction diode, method of manufacturing the same and electronic device comprising heterojunction diode
JP2011066313A (en) 2009-09-18 2011-03-31 Toshiba Corp Nonvolatile semiconductor device
CN101673755B (en) 2009-09-23 2011-11-16 中国科学院上海微系统与信息技术研究所 Phase change memory cell utilizing composite structure diode and preparation method thereof
JP2011071167A (en) * 2009-09-24 2011-04-07 Toshiba Corp Semiconductor memory device
US8551855B2 (en) * 2009-10-23 2013-10-08 Sandisk 3D Llc Memory cell that includes a carbon-based reversible resistance switching element compatible with a steering element, and methods of forming the same
US8481396B2 (en) * 2009-10-23 2013-07-09 Sandisk 3D Llc Memory cell that includes a carbon-based reversible resistance switching element compatible with a steering element, and methods of forming the same
US8551850B2 (en) * 2009-12-07 2013-10-08 Sandisk 3D Llc Methods of forming a reversible resistance-switching metal-insulator-metal structure
US8847186B2 (en) * 2009-12-31 2014-09-30 Micron Technology, Inc. Self-selecting PCM device not requiring a dedicated selector transistor
US8389375B2 (en) * 2010-02-11 2013-03-05 Sandisk 3D Llc Memory cell formed using a recess and methods for forming the same
US8237146B2 (en) * 2010-02-24 2012-08-07 Sandisk 3D Llc Memory cell with silicon-containing carbon switching layer and methods for forming the same
US20110210306A1 (en) * 2010-02-26 2011-09-01 Yubao Li Memory cell that includes a carbon-based memory element and methods of forming the same
US8471360B2 (en) 2010-04-14 2013-06-25 Sandisk 3D Llc Memory cell with carbon switching material having a reduced cross-sectional area and methods for forming the same
CN103066202B (en) 2011-10-21 2015-03-04 中芯国际集成电路制造(北京)有限公司 Phase change memory and manufacturing method thereof
TWI452689B (en) * 2012-01-17 2014-09-11 Winbond Electronics Corp Nonvolatile memory device and array thereof
CN103247654B (en) * 2012-02-06 2015-12-02 华邦电子股份有限公司 And an array of nonvolatile memory elements
CN103247335A (en) * 2012-02-07 2013-08-14 中国科学院微电子研究所 Memory device and array thereof
US8563366B2 (en) 2012-02-28 2013-10-22 Intermolecular Inc. Memory device having an integrated two-terminal current limiting resistor
US20130248814A1 (en) * 2012-03-20 2013-09-26 Winbond Electronics Corp. Non-volatile memory device and array thereof
KR101915686B1 (en) * 2012-07-23 2018-11-06 에스케이하이닉스 주식회사 Resistance variable memory device and method for manufacturing the same
US8637846B1 (en) 2012-08-31 2014-01-28 Micron Technology, Inc. Semiconductor structure including a zirconium oxide material
US9252359B2 (en) 2013-03-03 2016-02-02 Adesto Technologies Corporation Resistive switching devices having a switching layer and an intermediate electrode layer and methods of formation thereof
CN105378959A (en) * 2013-03-03 2016-03-02 Adesto技术公司 Programmable impedance memory elements and corresponding methods
JP6517184B2 (en) 2013-03-15 2019-05-22 アデスト テクノロジー コーポレーション Non-volatile memory comprising semi-metallic and / or semi-conductive electrodes

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3705419A (en) * 1971-12-20 1972-12-05 Ibm Silicon gate fet-niobium oxide diode-memory cell
US3796926A (en) * 1971-03-29 1974-03-12 Ibm Bistable resistance device which does not require forming
US5640343A (en) * 1996-03-18 1997-06-17 International Business Machines Corporation Magnetic memory array using magnetic tunnel junction devices in the memory cells
US6194746B1 (en) * 1996-03-01 2001-02-27 Micron Technology, Inc. Vertical diode structures with low series resistance
US20020177292A1 (en) * 2000-12-26 2002-11-28 Charles Dennison Method for forming phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact
US20030179633A1 (en) * 2001-08-13 2003-09-25 Krieger Juri H. Memory device
US6627100B2 (en) * 2000-04-25 2003-09-30 Kabushiki Kaisha Toshiba Current/voltage non-linear resistor and sintered body therefor
US20030189851A1 (en) * 2002-04-09 2003-10-09 Brandenberger Sarah M. Non-volatile, multi-level memory device
US6773977B1 (en) * 1999-11-17 2004-08-10 Freescale Semiconductor, Inc. Method of forming a diode for integration with a semiconductor device and method of forming a transistor device having an integrated diode
US20040202041A1 (en) * 2003-04-11 2004-10-14 Sharp Kabushiki Kaisha Memory cell, memory device and manufacturing method of memory cell
US6849564B2 (en) * 2003-02-27 2005-02-01 Sharp Laboratories Of America, Inc. 1R1D R-RAM array with floating p-well
US6850432B2 (en) * 2002-08-20 2005-02-01 Macronix International Co., Ltd. Laser programmable electrically readable phase-change memory method and device
US20050170971A1 (en) * 2004-01-28 2005-08-04 Shigeo Yata P-type zinc oxide semiconductor film and process for preparation thereof
US20060034116A1 (en) * 2004-08-13 2006-02-16 Lam Chung H Cross point array cell with series connected semiconductor diode and phase change storage media
US7009694B2 (en) * 2004-05-28 2006-03-07 International Business Machines Corporation Indirect switching and sensing of phase change memory cells
US7053406B1 (en) * 2005-04-01 2006-05-30 Macronix International Co., Ltd. One-time programmable read only memory and manufacturing method thereof

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07263647A (en) * 1994-02-04 1995-10-13 Canon Inc Electronic circuit device
JP4022783B2 (en) * 1996-04-19 2007-12-19 富士通株式会社 Oxide electronic devices
US6368705B1 (en) * 1999-04-16 2002-04-09 The Gillette Company Metal-insulator-metal diodes and methods of manufacture
US6316965B1 (en) * 2000-06-15 2001-11-13 The United States Of America As Represented By The Secretary Of The Navy Non-volatile reprogrammable logic circuits by combining negative differential resistance devices and magnetic devices
JP4540201B2 (en) * 2000-09-13 2010-09-08 ローム株式会社 Method for manufacturing semiconductor device having ZnO-based oxide semiconductor layer
US6563185B2 (en) * 2001-05-21 2003-05-13 The Regents Of The University Of Colorado High speed electron tunneling device and applications
US6885573B2 (en) 2002-03-15 2005-04-26 Hewlett-Packard Development Company, L.P. Diode for use in MRAM devices and method of manufacture
JP3701302B2 (en) * 2003-01-30 2005-09-28 松下電器産業株式会社 Thermal switching element and a manufacturing method thereof
KR100773537B1 (en) * 2003-06-03 2007-11-07 삼성전자주식회사 Nonvolatile memory device composing one switching device and one resistant material and method of manufacturing the same
KR100657911B1 (en) * 2004-11-10 2006-12-14 삼성전자주식회사 Nonvolitile Memory Device Comprising One Resistance Material and One Diode

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3796926A (en) * 1971-03-29 1974-03-12 Ibm Bistable resistance device which does not require forming
US3705419A (en) * 1971-12-20 1972-12-05 Ibm Silicon gate fet-niobium oxide diode-memory cell
US6194746B1 (en) * 1996-03-01 2001-02-27 Micron Technology, Inc. Vertical diode structures with low series resistance
US5640343A (en) * 1996-03-18 1997-06-17 International Business Machines Corporation Magnetic memory array using magnetic tunnel junction devices in the memory cells
US6773977B1 (en) * 1999-11-17 2004-08-10 Freescale Semiconductor, Inc. Method of forming a diode for integration with a semiconductor device and method of forming a transistor device having an integrated diode
US6627100B2 (en) * 2000-04-25 2003-09-30 Kabushiki Kaisha Toshiba Current/voltage non-linear resistor and sintered body therefor
US20020177292A1 (en) * 2000-12-26 2002-11-28 Charles Dennison Method for forming phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact
US20030179633A1 (en) * 2001-08-13 2003-09-25 Krieger Juri H. Memory device
US6864522B2 (en) * 2001-08-13 2005-03-08 Advanced Micro Devices, Inc. Memory device
US20040159835A1 (en) * 2001-08-13 2004-08-19 Krieger Juri Heinrich Memory device
US20030189851A1 (en) * 2002-04-09 2003-10-09 Brandenberger Sarah M. Non-volatile, multi-level memory device
US6850432B2 (en) * 2002-08-20 2005-02-01 Macronix International Co., Ltd. Laser programmable electrically readable phase-change memory method and device
US6849564B2 (en) * 2003-02-27 2005-02-01 Sharp Laboratories Of America, Inc. 1R1D R-RAM array with floating p-well
US20040202041A1 (en) * 2003-04-11 2004-10-14 Sharp Kabushiki Kaisha Memory cell, memory device and manufacturing method of memory cell
US20050170971A1 (en) * 2004-01-28 2005-08-04 Shigeo Yata P-type zinc oxide semiconductor film and process for preparation thereof
US7009694B2 (en) * 2004-05-28 2006-03-07 International Business Machines Corporation Indirect switching and sensing of phase change memory cells
US20060034116A1 (en) * 2004-08-13 2006-02-16 Lam Chung H Cross point array cell with series connected semiconductor diode and phase change storage media
US7053406B1 (en) * 2005-04-01 2006-05-30 Macronix International Co., Ltd. One-time programmable read only memory and manufacturing method thereof

Cited By (129)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8687410B2 (en) 2005-05-09 2014-04-01 Sandisk 3D Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
US20060250837A1 (en) * 2005-05-09 2006-11-09 Sandisk 3D, Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
US7812404B2 (en) 2005-05-09 2010-10-12 Sandisk 3D Llc Nonvolatile memory cell comprising a diode and a resistance-switching material
US20070114508A1 (en) * 2005-11-23 2007-05-24 Matrix Semiconductor, Inc. Reversible resistivity-switching metal oxide or nitride layer with added metal
US20070114509A1 (en) * 2005-11-23 2007-05-24 Sandisk 3D Llc Memory cell comprising nickel-cobalt oxide switching element
US7834338B2 (en) 2005-11-23 2010-11-16 Sandisk 3D Llc Memory cell comprising nickel-cobalt oxide switching element
US7816659B2 (en) 2005-11-23 2010-10-19 Sandisk 3D Llc Devices having reversible resistivity-switching metal oxide or nitride layer with added metal
US7579611B2 (en) * 2006-02-14 2009-08-25 International Business Machines Corporation Nonvolatile memory cell comprising a chalcogenide and a transition metal oxide
US20090286350A1 (en) * 2006-02-14 2009-11-19 International Business Machines Corporation Nonvolatile Memory Cell Comprising a Chalcogenide and a Transition Metal Oxide
US20070187829A1 (en) * 2006-02-14 2007-08-16 International Business Machines Corporation Nonvolatile memory cell comprising a chalcogenide and a transition metal oxide
US8012793B2 (en) * 2006-02-14 2011-09-06 International Business Machines Corporation Nonvolatile memory cell comprising a chalcogenide and a transition metal oxide
US7943926B2 (en) * 2006-03-02 2011-05-17 Samsung Electronics Co., Ltd. Nonvolatile memory device and nonvolatile memory array including the same
US20070205456A1 (en) * 2006-03-02 2007-09-06 Samsung Electronics Co., Ltd. Nonvolatile memory device and nonvolatile memory array including the same
US20110095287A1 (en) * 2006-03-02 2011-04-28 Myoung-Jae Lee Nonvolatile memory device and nonvolatile memory array including the same
US8350262B2 (en) 2006-03-02 2013-01-08 Samsung Electronics Co., Ltd. Nonvolatile memory device and nonvolatile memory array including the same
US7808810B2 (en) 2006-03-31 2010-10-05 Sandisk 3D Llc Multilevel nonvolatile memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US7829875B2 (en) 2006-03-31 2010-11-09 Sandisk 3D Llc Nonvolatile rewritable memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US8592792B2 (en) 2006-03-31 2013-11-26 Sandisk 3D Llc Heterojunction device comprising a semiconductor oxide and a resistivity-switching oxide or nitride
US8227787B2 (en) 2006-03-31 2012-07-24 Sandisk 3D Llc Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
US20110114913A1 (en) * 2006-03-31 2011-05-19 Tanmay Kumar Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
US7875871B2 (en) 2006-03-31 2011-01-25 Sandisk 3D Llc Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
US20070236981A1 (en) * 2006-03-31 2007-10-11 Sandisk 3D, Llc Multilevel nonvolatile memory cell comprising a resistivity-switching oxide or nitride and an antifuse
US20070228414A1 (en) * 2006-03-31 2007-10-04 Sandisk 3D, Llc Heterojunction device comprising a semiconductor and a resistivity-switching oxide or nitride
US8125021B2 (en) * 2006-04-28 2012-02-28 Samsung Electronics Co., Ltd. Non-volatile memory devices including variable resistance material
US20070252193A1 (en) * 2006-04-28 2007-11-01 Samsung Electronics Co., Ltd. Non-volatile memory devices including variable resistance material
US8525142B2 (en) 2006-05-04 2013-09-03 Samsung Electronics Co., Ltd. Non-volatile variable resistance memory device and method of fabricating the same
US20070290186A1 (en) * 2006-05-04 2007-12-20 El Mostafa Bourim Non-volatile variable resistance memory device and method of fabricating the same
US20080090337A1 (en) * 2006-10-03 2008-04-17 Williams R Stanley Electrically actuated switch
US9735355B2 (en) 2006-10-03 2017-08-15 Hewlett Packard Enterprise Development Lp Electrically actuated switch
US8766224B2 (en) * 2006-10-03 2014-07-01 Hewlett-Packard Development Company, L.P. Electrically actuated switch
US10374155B2 (en) 2006-10-03 2019-08-06 Hewlett Packard Enterprise Development Lp Electrically actuated switch
US7728318B2 (en) 2006-11-16 2010-06-01 Sandisk Corporation Nonvolatile phase change memory cell having a reduced contact area
US8350247B2 (en) 2006-11-16 2013-01-08 Samsung Electronics Co., Ltd. Resistive random access memory having a solid solution layer and method of manufacturing the same
US20080116441A1 (en) * 2006-11-16 2008-05-22 Usha Raghuram Nonvolatile phase change memory cell having a reduced contact area
US20080119007A1 (en) * 2006-11-16 2008-05-22 Usha Raghuram Method of making a nonvolatile phase change memory cell having a reduced contact area
US8163593B2 (en) 2006-11-16 2012-04-24 Sandisk Corporation Method of making a nonvolatile phase change memory cell having a reduced contact area
US20080116438A1 (en) * 2006-11-16 2008-05-22 Samsung Electronics Co., Ltd. Resistive random access memory having a solid solution layer and method of manufacturing the same
US20100083487A1 (en) * 2006-12-19 2010-04-08 Fujitsu Limited Method of manufacturing resistance change element
US8106377B2 (en) 2006-12-19 2012-01-31 Fujitsu Limited Resistance change element and method of manufacturing the same
US20090257271A1 (en) * 2006-12-19 2009-10-15 Fujitsu Limited Resistance change element and method of manufacturing the same
US8227782B2 (en) 2006-12-19 2012-07-24 Fujitsu Limited Resistance change element and method of manufacturing the same
US8533938B2 (en) 2006-12-19 2013-09-17 Fujitsu Limited Method of manufacturing resistance change element
US20080173931A1 (en) * 2007-01-19 2008-07-24 Macronix International Co., Ltd. Multilevel-Cell Memory Structures Employing Multi-Memory Layers with Tungsten Oxides and Manufacturing Method
US8597976B2 (en) 2007-01-19 2013-12-03 Macronix International Co., Ltd. Multilevel-cell memory structures employing multi-memory layers with tungsten oxides and manufacturing method
US7667220B2 (en) * 2007-01-19 2010-02-23 Macronix International Co., Ltd. Multilevel-cell memory structures employing multi-memory with tungsten oxides and manufacturing method
US20100105165A1 (en) * 2007-01-19 2010-04-29 Macronix International Co., Ltd. Multilevel-cell memory structures employing multi-memory layers with tungsten oxides and manufacturing method
US7704789B2 (en) 2007-02-05 2010-04-27 Intermolecular, Inc. Methods for forming resistive switching memory elements
US7972897B2 (en) 2007-02-05 2011-07-05 Intermolecular, Inc. Methods for forming resistive switching memory elements
US20080185572A1 (en) * 2007-02-05 2008-08-07 Tony Chiang Methods for forming resistive switching memory elements
US7678607B2 (en) 2007-02-05 2010-03-16 Intermolecular, Inc. Methods for forming resistive switching memory elements
US20080197336A1 (en) * 2007-02-16 2008-08-21 Samsung Electronics Co., Ltd. Nonvolatile memory devices and methods of forming the same
US9159914B2 (en) 2007-02-16 2015-10-13 Samsung Electronics Co., Ltd. Nonvolatile memory devices and methods of forming the same
US8614125B2 (en) * 2007-02-16 2013-12-24 Samsung Electronics Co., Ltd. Nonvolatile memory devices and methods of forming the same
US8097878B2 (en) 2007-03-05 2012-01-17 Intermolecular, Inc. Nonvolatile memory elements with metal-deficient resistive-switching metal oxides
US20080220601A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Methods for forming nonvolatile memory elements with resistive-switching metal oxides
US8344375B2 (en) * 2007-03-05 2013-01-01 Intermolecular, Inc. Nonvolatile memory elements with metal deficient resistive switching metal oxides
US7629198B2 (en) 2007-03-05 2009-12-08 Intermolecular, Inc. Methods for forming nonvolatile memory elements with resistive-switching metal oxides
US20120074376A1 (en) * 2007-03-05 2012-03-29 Intermolecular, Inc. Nonvolatile memory elements with metal deficient resistive switching metal oxides
US20080219039A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Nonvolatile memory elements with metal-deficient resistive-switching metal oxides
US8144498B2 (en) 2007-05-09 2012-03-27 Intermolecular, Inc. Resistive-switching nonvolatile memory elements
US20080278990A1 (en) * 2007-05-09 2008-11-13 Pragati Kumar Resistive-switching nonvolatile memory elements
US7863087B1 (en) 2007-05-09 2011-01-04 Intermolecular, Inc Methods for forming resistive-switching metal oxides for nonvolatile memory elements
US8173989B2 (en) * 2007-05-30 2012-05-08 Samsung Electronics Co., Ltd. Resistive random access memory device and methods of manufacturing and operating the same
US20080296550A1 (en) * 2007-05-30 2008-12-04 Samsung Electronics Co., Ltd. Resistive random access memory device and methods of manufacturing and operating the same
US20090001343A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US8233308B2 (en) 2007-06-29 2012-07-31 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US7824956B2 (en) 2007-06-29 2010-11-02 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US8507315B2 (en) 2007-06-29 2013-08-13 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US7846785B2 (en) 2007-06-29 2010-12-07 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US8913417B2 (en) 2007-06-29 2014-12-16 Sandisk 3D Llc Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US8816315B2 (en) 2007-06-29 2014-08-26 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20110147693A1 (en) * 2007-06-29 2011-06-23 April Schricker Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US8809114B2 (en) 2007-06-29 2014-08-19 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US8173486B2 (en) 2007-06-29 2012-05-08 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US7902537B2 (en) 2007-06-29 2011-03-08 Sandisk 3D Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20090001342A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20090001344A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US20090001345A1 (en) * 2007-06-29 2009-01-01 April Schricker Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same
US8373150B2 (en) 2007-06-29 2013-02-12 Sandisk 3D, Llc Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same
US8295123B2 (en) 2007-07-18 2012-10-23 Panasonic Corporation Current rectifying element, memory device incorporating current rectifying element, and fabrication method thereof
US20100193760A1 (en) * 2007-07-18 2010-08-05 Takeshi Takagi Current restricting element, memory apparatus incorporating current restricting element, and fabrication method thereof
US20090026434A1 (en) * 2007-07-25 2009-01-29 Malhotra Sandra G Nonvolatile memory elements
US8294219B2 (en) * 2007-07-25 2012-10-23 Intermolecular, Inc. Nonvolatile memory element including resistive switching metal oxide layers
US8101937B2 (en) 2007-07-25 2012-01-24 Intermolecular, Inc. Multistate nonvolatile memory elements
US20090039332A1 (en) * 2007-08-09 2009-02-12 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive non-volatile memory device
US9112144B2 (en) 2007-08-09 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating a resistive non-volatile memory device
US8154003B2 (en) * 2007-08-09 2012-04-10 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive non-volatile memory device
US20090095985A1 (en) * 2007-10-10 2009-04-16 Samsung Electronics Co., Ltd. Multi-layer electrode, cross point memory array and method of manufacturing the same
US8253136B2 (en) 2007-10-30 2012-08-28 Panasonic Corporation Nonvolatile semiconductor memory device and manufacturing method thereof
US20100237313A1 (en) * 2007-10-30 2010-09-23 Takumi Mikawa Nonvolatile semiconductor memory device and manufacturing method thereof
US8389990B2 (en) 2007-10-30 2013-03-05 Panasonic Corporation Nonvolatile semiconductor memory device and manufacturing method thereof
US8384061B2 (en) 2007-11-29 2013-02-26 Panasonic Corporation Nonvolatile memory device and manufacturing method
US20100258779A1 (en) * 2007-11-29 2010-10-14 Takumi Mikawa Nonvolatile memory device and manufacturing mehtod thereof
US7894239B2 (en) * 2007-12-07 2011-02-22 Sharp Kabushiki Kaisha Variable resistance element, method for producing the same, and nonvolatile semiconductor storage device
US20090147558A1 (en) * 2007-12-07 2009-06-11 Yukio Tamai Variable resistance element, method for producing the same, and nonvolatile semiconductor storage device
US8198618B2 (en) 2007-12-10 2012-06-12 Panasonic Corporation Nonvolatile memory device and manufacturing method thereof
US20100264393A1 (en) * 2007-12-10 2010-10-21 Takumi Mikawa Nonvolatile memory device and manufacturing method thereof
US8373149B2 (en) * 2008-04-07 2013-02-12 Nec Corporation Resistance change element and manufacturing method thereof
US20110001110A1 (en) * 2008-04-07 2011-01-06 Kensuke Takahashi Resistance change element and manufacturing method thereof
US8574956B2 (en) * 2008-05-01 2013-11-05 Intermolecular, Inc. Method of forming non-volatile resistive-switching memories
US9070867B2 (en) * 2008-05-01 2015-06-30 Intermolecular, Inc. Non-volatile resistive-switching memories
US20150097153A1 (en) * 2008-05-01 2015-04-09 Intermolecular Inc. Non-volatile Resistive-Switching Memories
US20140038352A1 (en) * 2008-05-01 2014-02-06 Intermolecular Inc. Non-volatile Resistive-Switching Memories
US8129704B2 (en) * 2008-05-01 2012-03-06 Intermolecular, Inc. Non-volatile resistive-switching memories
US20120088328A1 (en) * 2008-05-01 2012-04-12 Intermolecular, Inc. Non-volatile resistive-switching memories
US8921156B2 (en) * 2008-05-01 2014-12-30 Intermolecular, Inc. Non-volatile resistive-switching memories
US20090272959A1 (en) * 2008-05-01 2009-11-05 Prashant Phatak Non-Volatile Resistive-Switching Memories
US20100188884A1 (en) * 2008-05-08 2010-07-29 Satoru Mitani Nonvolatile memory element, nonvolatile memory apparatus, and method of writing data to nonvolatile memory element
US20100021626A1 (en) * 2008-07-23 2010-01-28 Chun-I Hsieh Method of fabricating rram
US20100051896A1 (en) * 2008-09-02 2010-03-04 Samsung Electronics Co., Ltd. Variable resistance memory device using a channel-shaped variable resistance pattern
US8445883B2 (en) 2008-10-30 2013-05-21 Panasonic Corporation Nonvolatile semiconductor memory device and manufacturing method thereof
US20110220861A1 (en) * 2008-10-30 2011-09-15 Atsushi Himeno Nonvolatile semiconductor memory device and manufacturing method thereof
US20100176365A1 (en) * 2009-01-09 2010-07-15 Samsung Electronics Co., Ltd. Resistance variable memory devices and methods of fabricating the same
US8431921B2 (en) 2009-01-13 2013-04-30 Hewlett-Packard Development Company, L.P. Memristor having a triangular shaped electrode
US20110227030A1 (en) * 2009-01-13 2011-09-22 Pickett Matthew D Memristor Having a Triangular Shaped Electrode
US20100224849A1 (en) * 2009-03-09 2010-09-09 Samsung Electronics Co., Ltd. Oxide diode, method of manufacturing the same, and electronic device and resistive memory device including the same
US20120001143A1 (en) * 2009-03-27 2012-01-05 Dmitri Borisovich Strukov Switchable Junction with Intrinsic Diode
US20120012809A1 (en) * 2009-06-25 2012-01-19 Jianhua Yang Switchable Junction with Intrinsic Diodes with Different Switching Threshold
US20110001112A1 (en) * 2009-07-03 2011-01-06 Masahiro Kiyotoshi Nonvolatile memory device and manufacturing method thereof
US20120267598A1 (en) * 2009-10-09 2012-10-25 Nec Corporation Semiconductor device and method for manufacturing the same
US8766233B2 (en) * 2009-10-09 2014-07-01 Nec Corporation Semiconductor device with variable resistance element and method for manufacturing the same
US20110147692A1 (en) * 2009-12-21 2011-06-23 Jeonghee Park Variable resistance memory device and method of forming the same
US8962438B2 (en) 2009-12-21 2015-02-24 Samsung Electronics Co., Ltd. Variable resistance memory device and method of forming the same
US8552412B2 (en) 2009-12-21 2013-10-08 Samsung Electronics Co., Ltd. Variable resistance memory device and method of forming the same
US8675393B2 (en) 2010-03-25 2014-03-18 Panasonic Corporation Method for driving non-volatile memory element, and non-volatile memory device
US8581225B2 (en) 2010-04-28 2013-11-12 Panasonic Corporation Variable resistance nonvolatile memory device and method of manufacturing the same
US8811061B2 (en) 2010-09-27 2014-08-19 Panasonic Corporation Memory device, semiconductor storage device, method for manufacturing memory device, and reading method for semiconductor storage device
US8871561B2 (en) 2011-02-01 2014-10-28 Panasonic Corporation Variable resistance nonvolatile storage device and method for manufacturing the same
US9251898B2 (en) 2011-02-10 2016-02-02 Panasonic Intellectual Property Management Co., Ltd. Method for programming nonvolatile memory element, method for initializing nonvolatile memory element, and nonvolatile memory device

Also Published As

Publication number Publication date
US7935953B2 (en) 2011-05-03
EP1657753A2 (en) 2006-05-17
EP1657753B1 (en) 2011-06-22
EP1657753A3 (en) 2008-12-10
JP2006140489A (en) 2006-06-01
KR20060042734A (en) 2006-05-15
CN1790726A (en) 2006-06-21
US20080121865A1 (en) 2008-05-29
JP4981304B2 (en) 2012-07-18
CN100593242C (en) 2010-03-03
US7602042B2 (en) 2009-10-13
KR100657911B1 (en) 2006-12-14

Similar Documents

Publication Publication Date Title
Sawa Resistive switching in transition metal oxides
EP1947696B1 (en) Nonvolatile memory device comprising a switching device and a resistant material and method of manufacturing the same
US7924600B2 (en) Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states
US7417271B2 (en) Electrode structure having at least two oxide layers and non-volatile memory device having the same
CN100524875C (en) Nonvolatile memory device having two resistance elements
KR101176543B1 (en) Resistance Random Memory Device
US8450709B2 (en) Nonvolatile resistance change device
KR100738116B1 (en) Non-volatile memory device comprising variable resistance material
US7943920B2 (en) Resistive memory structure with buffer layer
US8693233B2 (en) Re-writable resistance-switching memory with balanced series stack
JP4583503B2 (en) Rectifier for memory array architecture based on crosspoint
TWI424534B (en) Gcib-treated resistive device and methods for forming and operating the same
KR101051704B1 (en) Memory device using multilayer with resistive gradient
US8111541B2 (en) Method of a multi-level cell resistance random access memory with metal oxides
JP4303316B2 (en) Single cell memory element
DE602005001924T2 (en) A method of manufacturing a non-volatile memory device of electrical resistance material
KR100682895B1 (en) Nonvolitile Memory Device Using Resistance Material Having Mulistate Resistance and Function Method for the Same
JP4588734B2 (en) Nonvolatile memory device and memory array including the same
US8742387B2 (en) Resistive memory devices with improved resistive changing elements
US7498600B2 (en) Variable resistance random access memory device and a method of fabricating the same
CN100593242C (en) Nonvolatile memory device including one resistor and one diode
US20080062740A1 (en) Methods of programming a resistive memory device
US8520425B2 (en) Resistive random access memory with low current operation
US8737111B2 (en) Memory cell with resistance-switching layers
US20100290271A1 (en) One-transistor, one-resistor, one-capacitor phase change memory

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AHN, SEUNG-EON;YOO, IN-KYEONG;JOUNG, YOUNG-SOO;AND OTHERS;REEL/FRAME:017221/0917

Effective date: 20051109

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8