US20060029095A1 - Method and system for fast Ethernet serial port multiplexing to reduce I/O pin count - Google Patents

Method and system for fast Ethernet serial port multiplexing to reduce I/O pin count Download PDF

Info

Publication number
US20060029095A1
US20060029095A1 US11247419 US24741905A US2006029095A1 US 20060029095 A1 US20060029095 A1 US 20060029095A1 US 11247419 US11247419 US 11247419 US 24741905 A US24741905 A US 24741905A US 2006029095 A1 US2006029095 A1 US 2006029095A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
system
clock
invention
sources
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11247419
Inventor
Kenneth Barker
Charles Hoffman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/35Application specific switches
    • H04L49/351LAN switches, e.g. ethernet switches

Abstract

A system and method of reducing the input and output pins used to interface a fast serial port Ethernet processing system using multiplexing. Using the system of the present invention, four pins can allow a plurality of Ethernet communication paths to be connected to a single processor on a substrate. These four connections include a clocking input as well as a strobe signal which coordinates the multiplexing and identifies the time period for a predetermined source. The physical layer and the processor are each provided with a multiplexor which is controlled by the strobe to select the network to be coupled at any given time. The multiplexor includes a counter which is incremented by the clocking input and reset by the strobe signal.

Description

    CROSS REFERENCE TO RELATED PATENTS
  • [0001]
    The present patent application relates to and claims priority of Provisional Patent Application 60/196,832 entitled “Fast Ethernet Serial Port Multiplexing to Reduce I/O Pin Count” filed Apr. 13, 2000 by Kenneth J. Barker and Charles R. Hoffman, the inventors of the present patent application.
  • [0002]
    The present invention is related to the following patents which are specifically incorporated by reference herein:
  • [0003]
    Patent application Ser. No. 09/123,547 filed Jul. 28, 1998 by S. S. Allison et al. and entitled “Architecture for a Multiple Port Adapter having a Single Media Access Control (MAC) with a Single I/O Port”. This patent is sometimes referred to herein as the Single Port patent.
  • [0004]
    Patent application Ser. No. 09/123,899 filed Jul. 28, 1998 by S. S. Allison et al. And entitled “Architecture for a Multi-Port Adapter with a Single Media Access Control (MAC)”. This patent is sometimes referred to herein as the TDM MAC patent.
  • BACKGROUND OF THE INVENTION
  • [0005]
    1. Field of the Invention
  • [0006]
    The present invention relates to connecting a plurality of data sources to a single chip. More particularly, the present invention relates to an improved system and method for fast Ethernet serial port multiplexing to reduce the number of input/output pins required on each chip for a given number of sources.
  • [0007]
    2. Background Art
  • [0008]
    As semiconductor chips become more powerful, they have become capable of processing more information and handle more inputs and outputs through connections such as Ethernet ports. Unfortunately, at the same time the semiconductors have become more powerful and capable of processing larger loads, these same semiconductors are becoming smaller in physical size, leading to smaller surface areas in which to attach pins (or leads) for the greater number of ports or sources. This leads to a paradox: smaller and more powerful processors are capable of supporting more ports from a processing stand point but as the size shrinks, there is less area in which to attach the leads and therefore the smaller package would suggest that fewer, rather than more, ports be attached.
  • [0009]
    Each physical layer connection requires at least one input port and one output port. One approach in the prior art is to have each input or physical layer connection as a separate set of pins on the chip. When a small number of physical layer connections is involved for a given chip, this is a manageable number of input and output pins for connection to the chip.
  • [0010]
    However, as the number of physical layer connections increases in a system where each connection requires its own set of input/output pins, the chip must grow larger to have enough space to accommodate the increased number of pins. However, as has been stated previously, the trend in chip design is toward smaller chips, meaning less room for attachment of the pins, and, therefore, a chip which can accommodate fewer connections with input/output pins.
  • [0011]
    Other disadvantages and limitations of the prior art systems will be apparent to those skilled in the art in view of the following description of the present invention.
  • SUMMARY OF THE INVENTION
  • [0012]
    The present invention overcomes the disadvantages and limitations of the prior art system by providing an efficient, yet simple and inexpensive way of accommodating the inputs from a plurality of ports which are feeding a single chip.
  • [0013]
    This system allows for an increased number of physical layer connections to be attached to a single chip without requiring a commensurate increase in the number of input/output pins. This means that the physical size of the chip no longer must become larger to accommodate an increased number of physical layer connections or sources being serviced by a single chip or a single processing system.
  • [0014]
    The system of the present invention also has the advantageous effect that it does not require a large number of interconnections. In fact, in its preferred embodiment, a set of four inputs can be used to service a potentially-unlimited number of sources.
  • [0015]
    The present invention is advantageous in that, by requiring only a limited number of input/output pins, it allows for the chip to shrink in size as the technology for increasing the density of circuit elements increases the number of components which can be mounted on a single chip and the number of sources which can be served by a single chip.
  • [0016]
    The present invention has the advantage that it is simple and easy to implement, with a minimum of additional hardware and/or software elements. By having a relatively simple design, the cost to design and implement the unit of the present invention is not great. Further, the present invention allows implementing the design in hardware, so the impact on the speed of processing is negligible.
  • [0017]
    The present invention is a system in which an increased number of inputs and outputs are accommodated through the multiplexing of inputs and outputs through a reduced number of input and output pins, ideally where a single input and a single output are used. At least one indicator or strobe signal is employed in one embodiment of the present invention to indicate when a predetermined source is engaged and the various sources are engaged in sequential order.
  • [0018]
    Other objects and advantages of the present invention will be apparent to those skilled in the relevant art in view of the following description of the preferred embodiment, taken together with the accompanying drawings and the appended claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0019]
    Having thus described some of the limitations of the prior art systems and some objects and advantages of the present invention, other objects and advantages will be apparent to those skilled in the art in view of the following figures illustrating the present invention in which:
  • [0020]
    FIG. 1 illustrates a conventional fast Ethernet processing system of the prior art;
  • [0021]
    FIG. 2 illustrates the structure of the improved system of the present invention with a reduced pin count; and
  • [0022]
    FIG. 3 depicts a table illustrating a timing diagram for use in the chip illustrated in FIG. 2.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0023]
    In the following description of the preferred embodiment, the best implementation of practicing the invention presently known to the inventors will be described with some particularity. However, this description is intended as a broad, general teaching of the concepts of the present invention in a specific embodiment but is not intended to be limiting the present invention to that as shown in this embodiment, especially since those skilled in the relevant art will recognize many variations and changes to the specific structure and operation shown and described with respect to these figures.
  • [0024]
    FIG. 1 illustrates a current design of a fast Ethernet system 2 which services 10 Ethernet networks 6 (individually designated as Network0 through Network9) using 22 pins (2 for each network or physical layer connection plus a strobe and a clock) connected to a multi-port physical layer 4 comprising elastic buffers. In this system, the clock of the chip 2 operates at a particular speed (indicated as 125 megahertz, a representative speed) and includes a pair of pins for each of the ports, allowing each of the ports to be serviced during each of the clock cycles.
  • [0025]
    The Ethernet system 2 includes a serial media independent interface (or SMI) portion 2 a which is coupled to a multi-port time division multiplexed MAC 2 b and to statistics counters 2 c such as are described in a copending patent application of Kenneth J. Barker entitled “Method and System for Recording Statistic about a Data Transmission Network”, Ser. No. 09/548,909 filed Apr. 13, 2000, a patent application which is specifically incorporated herein by reference. Interface logic 2 d coupled the chip via outputs 2 e to switch functions.
  • [0026]
    The multi-port time division multiplexed MAC 2 b of this system may be of any conventional design, one of which is described and shown in the Single Port patent and the TDM MAC patent referenced above. Details of the construction of this system and its operation are shown in an illustrative embodiment in these patents.
  • [0027]
    The present invention is described in connection with a communications technique known as Serial Media Independent Interface (SMII) system for serial Ethernet communication. A type of SMII system is used in the IBM network processor known as the Rainer chip which has been announced and is marketed widely at this time.
  • [0028]
    FIG. 2 illustrates the system (which, in its preferred embodiment is a single chip) of the present invention in which a processor 10 includes four ports mounted thereon. The four ports comprise an input port 12, an output port 14, a clock 16 and a strobe 18. The purpose of the signal on the strobe 18 is to identify a source or input as a base and to consider each other source in turn. That is, in some circumstances, 8 sources (or 10 sources in a system parallel to that of FIG. 1) may be multiplexed and identified as network0 through network7. The strobe signal may be used to identify any of these sources as the base, but traditionally it would be the first source or network0 which is identified by the strobe signal and serviced during clock pulse 0 in FIG. 3. Then, the next source, or network1, would be serviced one clock signal later (clock pulse 1 in FIG. 3), then the third source or network2 would be serviced on the next clock pulse until the last source (network7) is serviced during clock pulse n in FIG. 3, where n is the number of sources. Then, at the next clock pulse, it is time to service the first source (network0) again and another strobe pulse indicates that this is the base or first source.
  • [0029]
    The clock in this system is shown as operating at 1 gigahertz, or eight times faster than the 125 megahertz of the example of FIG. 1, allowing each of the eight multiplexed networks to be served at the effective rate of 125 megahertz.
  • [0030]
    Each of the communicating elements of FIG. 2 includes a time division multiplex or TDM module of conventional design. The TDM for the processor integrates with and interfaces to a conventional SMII interface to allow for conventional SMII processing of Ethernet communications. The elastic buffers 4 are coupled to a TDM multiplexor 4 a to provide a similar interface for coupling to the system 10.
  • [0031]
    Elastic buffers 4 are well known in the trade and are sold by various vendors. Some of these elastic buffers are produced with a Serial Media Independent Interface (SMII) of the type which is suited for the present invention, although the present invention is not limited to this type of interface for serial data. One such vendor who offers a suitable elastic buffer is Broadcom.
  • [0032]
    A design of the time division multiplexor used in the present invention would typically include a sequencer to service the physical layer connections or sources in order and then return to service the first source the clock pulse after the nth or final source has been serviced. This sequencer could employ a counter which keeps track of the physical layer connection or network which is being serviced at any given time, although this may not be required and may be implemented in hardware or software as desired. This counter would be coupled to the clock 16 and the strobe 18 and could be incremented on each clock pulse and could be reset by each strobe 18 to provide a simple and efficient method of keeping track of which physical layer connection is being serviced at any given time, although other schemes for sequentially servicing the networks could be used to advantage in the present invention.
  • [0033]
    FIG. 3 is a table which illustrates an illustrative timing for a system using the present invention. The first line indicates the system at an initial clock 0 at which time the first strobe signal indicates that a first source network0 is served. The next clock pulse is the next clock 1 at which time a second source network1 is served. This continues until networkN (the last network, or network7 in the example of FIG. 2) is served at clock n, then at clock n+1, the strobe occurs again and network0 is served.
  • [0034]
    Of course, many modifications of the present invention will be apparent to those skilled in the relevant art in view of the foregoing description of the preferred embodiment, taken together with the accompanying drawings. For example, the system for multiplexing could be changed without departing from the spirit of the present invention, and the number of networks which are multiplexed may be adjusted to fit the needs of the design. Further, a different system for indicating the sequence of the inputs/outputs could be used and in some of these alternatives where the source is identified, the sources need not be served in order. Additionally, the present invention, although it has been described in the context of fast Ethernet communication, is equally applicable to other forms of communication. Many other modifications and adaptations to the present system could be employed to advantage without departing from the spirit of the present invention, and some of the advantages of the present invention could be achieved without the corresponding use of other related features. For example, it is not required that both the inputs and outputs be multiplexed in the arrangement shown and only one might be multiplexed in a given situation. Accordingly, the foregoing description of the preferred embodiment should be considered as merely-illustrative of the principles of the present invention and not in limitation thereof.

Claims (16)

  1. 1. (canceled)
  2. 2. A system for coupling a plurality of sources to a single processing chip, the system comprising:
    a substrate including a system for processing Ethernet inputs;
    a clock input for determining a time period for processing the input from a single source;
    a single input gate for a single input;
    a sequencer which determines which of the plurality of sources is being processed during the time period and which services a different one of the plurality of sources during the next clock period; and
    a signal for indicating when a given source is being processed.
  3. 3. A system of the type described in claim 2 wherein the signal indicating when a given source is being processed includes a strobe signal which occurs at every time when the input from that source is being processed.
  4. 4. (canceled)
  5. 5. A method of coupling a plurality of sources to a processing chip, the method comprising:
    providing the chip with a single input pin and a single output pin;
    sequentially coupling one of the sources to the single input pin and the single output pin;
    providing a signal indicating which source is being coupled at a given time;
    providing a clock input which identifies the time for serving a particular source; and
    serving the plurality of sources sequentially in order and starting that sequence with a given source serviced when the signal indicating which source is being coupled is set.
  6. 6. A method of coupling a plurality of sources to a processing chip, the steps of the method comprising:
    providing the chip with a single input pin and a single output pin:
    sequentially coupling one of the sources to the single input pin and the single output pin:
    providing a signal indicating which source is being coupled at a given time including a strobe signal which indicates that a particular source is serviced and the other sources are served successively at clock intervals relative to the strobe signal; and
    providing a clock input which identifies the time for serving a particular source.
  7. 7. A serial Ethernet processing system on a substrate for processing a plurality of independent Ethernet data sources, the system comprising:
    a system which receives and processes serial Ethernet signals on the substrate;
    an input and output system carried by the substrate and including four ports for connecting to the plurality of independent Ethernet data sources, the four ports including an input port, an output port, a clock port on which clock signals are provided and a port on which an identifying signal which identifies one of the independent data sources which is serviced at a given clock signal; and
    a sequencer to determine which of the plurality of independent ethernet data source is being serviced during a clock interval and which services a different one of the ethernet data sources during next clock interval.
  8. 8. A processing system of the type described in claim 7 wherein the plurality of independent Ethernet data sources are served in order and the identifying signal includes the clock signal on which one of the data sources is serviced.
  9. 9. (canceled)
  10. 10. A system of coupling a plurality of sources to a single processor including the elements of claim 2 wherein the sequencer includes a counter which indicates which source is serviced at any time and the counter is coupled to the clock input for indexing the counter in response to a clock pulse.
  11. 11. (canceled)
  12. 12. A system comprising:
    a multiport physical layer module for processing input signals, from a plurality of different sources;
    a clock input for determining a time period for processing input from each one of the plurality of different sources;
    a signal for indicating when input from one of the plurality of different sources is being processed;
    at least one single time division multiplex (TDM) channel transmitting information provided from the plurality of sources; and
    a sequencer which determines which of the plurality of different sources is being processed during the time period and which services a different one of the plurality of sources during the next clock period.
  13. 13. The system of claim 12 wherein the multiport physical layer module includes circuitry for processing ethernet signals.
  14. 14. The system of claim 12 or 13 wherein the plurality of different sources includes ethernet networks.
  15. 15. The system of claim 12 further including a processor having four ports operatively coupled to said multiport physical layer module wherein two of said four ports handle TDM signals, one of said four ports provide clock signals and one of said four ports provide strobe signals.
  16. 16. The system of claim 15 wherein the clock signal is at least 1 GHz.
US11247419 2000-04-13 2005-10-11 Method and system for fast Ethernet serial port multiplexing to reduce I/O pin count Abandoned US20060029095A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US19683200 true 2000-04-13 2000-04-13
US09834591 US6980563B2 (en) 2000-04-13 2001-04-13 Method and system for fast ethernet serial port multiplexing to reduce I/O pin count
US11247419 US20060029095A1 (en) 2000-04-13 2005-10-11 Method and system for fast Ethernet serial port multiplexing to reduce I/O pin count

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11247419 US20060029095A1 (en) 2000-04-13 2005-10-11 Method and system for fast Ethernet serial port multiplexing to reduce I/O pin count

Publications (1)

Publication Number Publication Date
US20060029095A1 true true US20060029095A1 (en) 2006-02-09

Family

ID=26892284

Family Applications (2)

Application Number Title Priority Date Filing Date
US09834591 Expired - Fee Related US6980563B2 (en) 2000-04-13 2001-04-13 Method and system for fast ethernet serial port multiplexing to reduce I/O pin count
US11247419 Abandoned US20060029095A1 (en) 2000-04-13 2005-10-11 Method and system for fast Ethernet serial port multiplexing to reduce I/O pin count

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09834591 Expired - Fee Related US6980563B2 (en) 2000-04-13 2001-04-13 Method and system for fast ethernet serial port multiplexing to reduce I/O pin count

Country Status (1)

Country Link
US (2) US6980563B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090274207A1 (en) * 2004-09-07 2009-11-05 Freescale Semiconductor, Inc. Apparatus and control interface therefor

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100477642C (en) * 2005-05-31 2009-04-08 杭州华三通信技术有限公司 Ethernet access device and access method thereof
US8259748B2 (en) 2006-07-22 2012-09-04 Cisco Technologies, Inc. Multiple channels and flow control over a 10 Gigabit/second interface
US9129072B2 (en) 2012-10-15 2015-09-08 Qualcomm Incorporated Virtual GPIO
US9225808B1 (en) * 2012-11-15 2015-12-29 Qlogic, Corporation Systems and methods for processing information by a network device
JP6113861B2 (en) * 2012-12-05 2017-04-12 華為技術有限公司Huawei Technologies Co.,Ltd. Data processing method, communication board and device
US9160604B2 (en) 2013-03-12 2015-10-13 Cisco Technology, Inc. Systems and methods to explicitly realign packets

Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4731785A (en) * 1986-06-20 1988-03-15 American Telephone And Telegraph Company Combined circuit switch and packet switching system
US4873663A (en) * 1988-04-25 1989-10-10 American Telephone And Telegraph Company Control memory using recirculating shift registers for a TDM switching apparatus
US5625563A (en) * 1995-01-09 1997-04-29 Lsi Logic Corporation Method and system for reducing the number of connections between a plurality of semiconductor devices
US5703511A (en) * 1996-06-19 1997-12-30 Fujitsu Limited Charge pump circuit, PLL circuit with charge pump circuit, and semiconductor integrated circuit with charge pump circuit
US5754540A (en) * 1995-07-18 1998-05-19 Macronix International Co., Ltd. Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connections
US5892768A (en) * 1996-09-12 1999-04-06 Etherwan System, Inc. 10/100-base ethernet to T1/E1 HDSL converter and method of operation
US6061362A (en) * 1997-06-30 2000-05-09 Sun Microsystems, Inc. Interface for a highly integrated ethernet network element
US6181708B1 (en) * 1997-12-30 2001-01-30 Cisco Technology, Inc. Lossless arbitration scheme and network architecture for collision based network protocols
US20010046225A1 (en) * 1998-10-15 2001-11-29 Schwaller John F. Method of baseband frequency hopping utilizing time division multiplexed mapping between a radio transceiver and digital signal processing resources
US6359893B1 (en) * 1997-07-28 2002-03-19 Conexant Systems, Inc. Multi-rate switching device for a mixed communication rate ethernet repeater
US6385208B1 (en) * 1998-06-02 2002-05-07 Cisco Technology, Inc. Serial media independent interface
US6507591B1 (en) * 1998-04-17 2003-01-14 Advanced Micro Devices, Inc. Handshaking between repeater and physical layer device in a variable rate network transceiver
US20030074178A1 (en) * 1997-05-30 2003-04-17 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
US6577631B1 (en) * 1998-06-10 2003-06-10 Merlot Communications, Inc. Communication switching module for the transmission and control of audio, video, and computer data over a single network fabric
US6651107B1 (en) * 1999-09-21 2003-11-18 Intel Corporation Reduced hardware network adapter and communication
US6704296B1 (en) * 1996-09-16 2004-03-09 Advanced Micro Devices, Inc. Optimized MII for 802.3u (100 BASE-T) fast ethernet PHYs
US6785270B1 (en) * 1999-06-08 2004-08-31 Cisco Technology, Inc. TDM switching system and ASIC device
US6795881B1 (en) * 1999-12-23 2004-09-21 Intel Corporation Physical layer and data link interface with ethernet pre-negotiation
US7031333B1 (en) * 1998-06-02 2006-04-18 Cisco Technology, Inc. Reduced pin count media independent interface
US7257079B1 (en) * 1999-12-23 2007-08-14 Intel Corporation Physical layer and data link interface with adaptive speed

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4731785A (en) * 1986-06-20 1988-03-15 American Telephone And Telegraph Company Combined circuit switch and packet switching system
US4873663A (en) * 1988-04-25 1989-10-10 American Telephone And Telegraph Company Control memory using recirculating shift registers for a TDM switching apparatus
US5625563A (en) * 1995-01-09 1997-04-29 Lsi Logic Corporation Method and system for reducing the number of connections between a plurality of semiconductor devices
US5754540A (en) * 1995-07-18 1998-05-19 Macronix International Co., Ltd. Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media connections
US5703511A (en) * 1996-06-19 1997-12-30 Fujitsu Limited Charge pump circuit, PLL circuit with charge pump circuit, and semiconductor integrated circuit with charge pump circuit
US5892768A (en) * 1996-09-12 1999-04-06 Etherwan System, Inc. 10/100-base ethernet to T1/E1 HDSL converter and method of operation
US6704296B1 (en) * 1996-09-16 2004-03-09 Advanced Micro Devices, Inc. Optimized MII for 802.3u (100 BASE-T) fast ethernet PHYs
US20030074178A1 (en) * 1997-05-30 2003-04-17 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
US6061362A (en) * 1997-06-30 2000-05-09 Sun Microsystems, Inc. Interface for a highly integrated ethernet network element
US6359893B1 (en) * 1997-07-28 2002-03-19 Conexant Systems, Inc. Multi-rate switching device for a mixed communication rate ethernet repeater
US6181708B1 (en) * 1997-12-30 2001-01-30 Cisco Technology, Inc. Lossless arbitration scheme and network architecture for collision based network protocols
US6507591B1 (en) * 1998-04-17 2003-01-14 Advanced Micro Devices, Inc. Handshaking between repeater and physical layer device in a variable rate network transceiver
US20070160087A1 (en) * 1998-06-02 2007-07-12 Cisco Technology, Inc. Serial media independent interface
US7031333B1 (en) * 1998-06-02 2006-04-18 Cisco Technology, Inc. Reduced pin count media independent interface
US6385208B1 (en) * 1998-06-02 2002-05-07 Cisco Technology, Inc. Serial media independent interface
US6577631B1 (en) * 1998-06-10 2003-06-10 Merlot Communications, Inc. Communication switching module for the transmission and control of audio, video, and computer data over a single network fabric
US20010046225A1 (en) * 1998-10-15 2001-11-29 Schwaller John F. Method of baseband frequency hopping utilizing time division multiplexed mapping between a radio transceiver and digital signal processing resources
US6785270B1 (en) * 1999-06-08 2004-08-31 Cisco Technology, Inc. TDM switching system and ASIC device
US6651107B1 (en) * 1999-09-21 2003-11-18 Intel Corporation Reduced hardware network adapter and communication
US6795881B1 (en) * 1999-12-23 2004-09-21 Intel Corporation Physical layer and data link interface with ethernet pre-negotiation
US7257079B1 (en) * 1999-12-23 2007-08-14 Intel Corporation Physical layer and data link interface with adaptive speed

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090274207A1 (en) * 2004-09-07 2009-11-05 Freescale Semiconductor, Inc. Apparatus and control interface therefor
US8982899B2 (en) * 2004-09-07 2015-03-17 Freescale Semiconductor, Inc. Apparatus and control interface therefor

Also Published As

Publication number Publication date Type
US6980563B2 (en) 2005-12-27 grant
US20010050921A1 (en) 2001-12-13 application

Similar Documents

Publication Publication Date Title
US6993032B1 (en) Buffer arrangements to support differential link distances at full bandwidth
US7103064B2 (en) Method and apparatus for shared I/O in a load/store fabric
US7457906B2 (en) Method and apparatus for shared I/O in a load/store fabric
US6704847B1 (en) Host access to shared memory with a high priority mode
US4562535A (en) Self-configuring digital processor system with global system
US6240096B1 (en) Fibre channel switch employing distributed queuing
US6314487B1 (en) Adaptive routing controller of a crossbar core module used in a crossbar routing switch
US5838684A (en) Low latency, high clock frequency plesioasynchronous packet-based crossbar switching chip system and method
US6628662B1 (en) Method and system for multilevel arbitration in a non-blocking crossbar switch
US4771419A (en) Method of and switch for switching information
US6715023B1 (en) PCI bus switch architecture
US4534011A (en) Peripheral attachment interface for I/O controller having cycle steal and off-line modes
US6725270B1 (en) Apparatus and method for programmably modifying a limit of a retry counter in a network switch port in response to exerting backpressure
US6061754A (en) Data bus having switch for selectively connecting and disconnecting devices to or from the bus
US6910092B2 (en) Chip to chip interface for interconnecting chips
US6266797B1 (en) Data transfer network on a computer chip using a re-configurable path multiple ring topology
US6401147B1 (en) Split-queue architecture with a first queue area and a second queue area and queue overflow area having a trickle mode and an overflow mode based on prescribed threshold values
US5488724A (en) Network controller with memory request and acknowledgement signals and a network adapter therewith
US6131135A (en) Arbitration method for a system with two USB host controllers
US6005849A (en) Full-duplex communication processor which can be used for fibre channel frames
US6608819B1 (en) Method for scoring queued frames for selective transmission through a switch
US20020152327A1 (en) Network interface adapter with shared data send resources
US6182178B1 (en) Method and system for supporting peripheral component interconnect (PCI) peer-to-peer access across a PCI host bridge supporting multiple PCI buses
US4630045A (en) Controller for a cross-point switching matrix
US20050268137A1 (en) Method and apparatus for a shared I/O network interface controller