US20060015678A1 - Virtual memory device including a bridge circuit - Google Patents

Virtual memory device including a bridge circuit Download PDF

Info

Publication number
US20060015678A1
US20060015678A1 US11179006 US17900605A US2006015678A1 US 20060015678 A1 US20060015678 A1 US 20060015678A1 US 11179006 US11179006 US 11179006 US 17900605 A US17900605 A US 17900605A US 2006015678 A1 US2006015678 A1 US 2006015678A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
memory
bridge circuit
random access
system
xip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11179006
Inventor
Chung-Chuan Wang
Chun-Ta Huang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winity Tech Inc
Original Assignee
Winity Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/445Program loading or initiating
    • G06F9/44521Dynamic linking or loading; Link editing at or after load time, e.g. Java class loading
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers; Analogous equipment at exchanges
    • H04M1/72Substation extension arrangements; Cordless telephones, i.e. devices for establishing wireless links to base stations without route selecting
    • H04M1/725Cordless telephones
    • H04M1/72519Portable communication terminals with improved user interface to control a main telephone operation mode or to indicate the communication status
    • H04M1/72522With means for supporting locally a plurality of applications to increase the functionality
    • H04M1/72525With means for supporting locally a plurality of applications to increase the functionality provided by software upgrading or downloading

Abstract

A virtual memory device includes a bridge circuit wherein in an integrated SOC device, a bridge circuit with less than 10% die size and a non-volatile XIP random access memory is used to connect to a high efficiency memory bridge circuit, so as to facilitate an improvement of boot-up speed and MMI initialization of a portable mobile device, and performance of network searching and network protocol of a wireless station, as well as a reduction of cost of the entire memory, upon applying inside the portable wireless mobile device. The invention includes an integrated SOC application system interface, incorporating a NAND flash memory, an XIP non-volatile random access memory, a programmable MIF bridge, and a volatile XIP random access memory, is used to perform a virtual memory without an MCU system control interface being a new architecture of MCU system control interface, by means of software simulation.

Description

    BACKGROUND OF THE INVENTION
  • (a) Field of the Invention
  • The present invention relates to a virtual memory device including a bridge circuit, and more particularly to a virtual memory device wherein a bridge circuit with less than 10% die size and a non-volatile XIP (Execute In Place) random access memory is used in an integrated SOC (System-On-Chip) device to connect to a high efficiency memory bridge circuit, thereby constituting a new architecture of virtual memory device.
  • (b) Description of the Prior Art
  • As the continuous advancement of existing personal digital products, their functions are also becoming more versatile. Therefore, a memory device of portable application architecture is also becoming more sophisticated under a restriction of size. However, storage space in a virtual memory is becoming to fail in meeting requirements. The major reason is that the virtual memory with higher efficiency requires the memory with higher storage space for storing program codes, but should satisfy the requirements of low cost and small area at the same time. Therefore, if portable application architecture with a small size and high price is used, a better solution to the storage space in its virtual memory is still not available.
  • Accordingly, how to provide a flash, memory device with a higher efficiency and a lower cost is a motivation of invention of the present inventor.
  • SUMMARY OF THE INVENTION
  • The present invention is to provide a virtual memory device including a bridge circuit, wherein a bridge circuit with less than 10% die size and a non-volatile XIP random access memory is used in an integrated SOC device to connect to a high efficiency memory bridge circuit, so as to facilitate an improvement of boot-up speed and MMI (Man-Machine Interface) initialization of a portable mobile device, and performance of network searching and network protocol of a wireless station, as well as a reduction of cost of the entire memory, upon applying the new architecture of virtual memory device inside the portable mobile device.
  • To enable a further understanding of the said objectives and the technological methods of the invention herein, the brief description of the drawings below is followed by the detailed description of the preferred embodiments.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a system block diagram of the present invention.
  • FIG. 2 shows a schematic view of an implementation of the present invention.
  • FIG. 3 shows a schematic view of a second implementation of the present invention.
  • FIG. 4 shows a schematic view of a third implementation of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring to FIG. 1, the present invention is to provide a virtual memory device including a bridge circuit, which is an integrated SOC device A comprising a NAND flash memory B, an XIP non-volatile random access memory C, a programmable MIF (Memory Interface) bridge D, and a volatile XIP random access memory E. By a setting of software simulation, the integrated SOC device A enables a virtual memory device L without an MCU (Main Control Unit) system control interface F to contain the MCU system control interface F.
  • The new architecture of virtual memory device L uses a minimum size of the XIP non-volatile random access memory interface C, the programmable MIF bridge D, and the NAND flash memory B, such that a bridge circuit with less than 10% die size and a non-volatile XIP random access memory H to be used inside the virtual memory device L to connect to a high efficiency virtual memory interface, thereby configuring the new architecture of virtual memory device L into the integrated SOC device with a small size, high density, and low cost A.
  • The NAND flash memory B comprises a function of page fault mechanism address mapping B1, and a function of page fault free management, such that when a program code I of a portable mobile device is loaded into the NAND flash memory B, a memory space of a maximum density can be available inside the integrated SOC device A.
  • The XIP non-volatile random access memory C and the programmable MIF bridge D, are virtual memory interfaces with small sizes, and are integrally bridged into the integrated SOC device A. Moreover, by a setting of software simulation, the XIP non-volatile random access memory C can be integrated with a virtual memory having an SDRAM (Synchronous Dynamic Random Access Memory) memory, a DDR (Double Data Rate) memory, a NOR memory, and an MRAM (Magnetic Random Access Memory) memory.
  • The programmable MIF bridge D can use a means of hardware simulation to enable the integrated SOC device A to integrate the NAND flash memory C therein, so as to provide a dual mode virtual memory interface to the integrated SOC device A, and to configure the new architecture of virtual memory interface into a virtual memory interface of static random access memory and dynamic random access memory.
  • The virtual memory device L is provided with a RISC (Reduced Instruction Set Computer) portable program or a data file J, and the volatile XIP random access memory E is also provided with some executable programs E1. Therefore, when power of a portable device is insufficient, using system software will not cause a loss of the RISC portable program or data file J.
  • The essential consideration of the aforementioned hardware architecture lies in how to integrate the integrated SOC device A into a dual mode virtual memory device L associated with a high efficiency virtual memory interface, thereby improving a boot-up speed K and an MMI initialization K1 of a portable mobile device, and performance of network searching K2 and network protocol K3 of a wireless station, as well as reducing a cost of the entire memory.
  • Referring to FIG. 2, it shows a schematic view of an implementation of the present invention. An integrated SOC device A comprising a NAND flash memory B, an XIP non-volatile random access memory C, a programmable MIF bridge D, and a volatile XIP random access memory, is mainly used to enable a virtual memory interface without an MCU system control interface F to be a new architecture of virtual memory interface containing the MCU system control interface F, by a setting of software simulation.
  • A file system of the NAND flash memory B, which is integrated in the integrated SOC device A, comprises a function of page fault mechanism address mapping B1, and a function of internal page fault free management B2, such that when a program code I of a portable mobile device is loaded into the NAND flash memory B, a memory space of a maximum density can be available inside the integrated SOC device A. Moreover, a PSRAM (Pseudo-Static Random Access Memory) enhanced virtual memory E can configure this volatile XIP random access memory E into a software or hardware system architecture based on different fraction occupied by the internal memory space, thereby constituting a virtual memory system with a lower cost, a higher performance, and lower power consumption.
  • Referring to FIG. 3, an integrated SOC device M can further use a means of hardware bridging or a setting of software simulation to integrate a NAND flash memory M1, a NOR memory M2, and a programmable MIF bridge M3 into the integrated SOC device M, by bridging with a bridge circuit with less than 10% die size and a non-volatile XIP random access memory N. In addition, a PSRAM enhanced virtual memory M4 can configure this volatile XIP random access memory M4 into software or hardware system architecture based on different fraction occupied by the internal memory space, thereby constituting a virtual memory system with a lower cost, a higher performance, and lower power consumption.
  • Referring to FIG. 4, the present invention can further use a setting of software simulation to integrate a NAND flash memory O1, an XIP non-volatile random access memory O2, and a programmable MIF bridge O3 into a dual mode integrated SOC device O, by bridging with a bridge circuit with less than 10% die size and a non-volatile XIP random access memory P; so as to provide a virtual memory system with a lower cost, a higher performance, and lower power consumption, upon applying the integrated SOC device O in a portable mobile device. In addition, the virtual memory system can be configured into software or hardware system architecture.
  • To further manifest the advancement and practicability of the present invention, the advantages of the present invention are listed below:
      • (1) The integrated SOC device can be associated with a virtual memory interface with a small size.
      • (2) It is provided with a new architecture of MCU system control interface by software simulation.
      • (3) It is provided with a virtual memory system with a lower cost, a higher performance, and lower power consumption.
      • (4) The integrated SOC device comprises a bridge circuit with less than 10% die size and a non-volatile XIP random access memory.
      • (5) It is provided with architecture of virtual memory interface by a setting of software simulation.
      • (6) It has advancement, practicability, and convenience.
      • (7) It can improve an industrial competitiveness.
  • It is of course to be understood that the embodiments described herein is merely illustrative of the principles of the invention and that a wide variety of modifications thereto may be effected by persons skilled in the art without departing from the spirit and scope of the invention as set forth in the following claims.

Claims (7)

  1. 1. A virtual memory device including a bridge circuit, wherein in an integrated SOC device, a bridge circuit with less than 10% die size and a non-volatile XIP random access memory is used to connect to a high efficiency memory bridge circuit, so as to enable the new architecture of virtual memory device to facilitate an improvement of boot-up speed and MMI initialization of a portable mobile device, and performance of network searching and network protocol of a wireless station, as well as a reduction of a cost of the entire memory, upon applying inside the portable mobile device; the new architecture of virtual memory device comprising an integrated SOC application system interface, which incorporates a NAND flash memory, an XIP non-volatile random access memory, a programmable MIF bridge, and a volatile XIP random access memory, mainly used to enable a virtual memory without an MCU system control interface to be a new architecture of MCU system control interface with a best system performance, by a means of software simulation; a file system of the NAND flash memory including a function of page fault mechanism address mapping, and a function of internal page fault free management, such that when a program code of a portable mobile device is loaded into an application program of the NAND flash memory, a memory space of highest density can be available inside the integrated SOC device; the integrated SOC device containing a RSIC portable program or data file, and the volatile XIP random access memory also containing some executable programs, such that a loss of portable file format will not be occurred when a power of portable mobile device is insufficient.
  2. 2. The virtual memory device including a bridge circuit according to claim 1, wherein the programmable MIF bridge and the XIP non-volatile random access memory can be further configured into an MRAM memory, a DDR memory, a NAND flash memory, a NOR memory, and a related high density system simulation memory interface, by a setting of software simulation.
  3. 3. The virtual memory device including a bridge circuit according to claim 1, wherein the programmable MIF bridge can further provide a register to configure a memory equipment and a memory type of a system memory interface.
  4. 4. The virtual memory device including a bridge circuit according to claim 1, wherein the programmable MIF bridge can further provide a register to configure a start-up of operating system of a NAND flash memory or an XIP non-volatile random access memory.
  5. 5. The virtual memory device including a bridge circuit according to claim 1, wherein the programmable MIF bridge can combine the bridge circuit with less than 10% die size and a non-volatile XIP random access memory, and use a MRAM memory and file system management technique to further provide a high reliable operating system start-up of a NAND flash memory, so as to prevent a start-up file of operating system of the file system and a file system control table from damage due to a characteristics of the NAND flash memory, and to prolong a lifetime of entire system.
  6. 6. The virtual memory device including a bridge circuit according to claim 1, wherein the bridge circuit with a non-volatile XIP random access memory can use a characteristics of MRAM memory, a file W/R (Write/Read) count, an EDC (Error Detecting Code) count, and a residual storage space of entire memory, to further provide an estimated aging constant of data storage device of the NAND flash memory, provide a file system with a capability of controlling a lifetime of the NAND flash memory storage system and optimizing a lifetime of most essential data of the entire system, and to provide a user with information of a residual storage space of the storage system and a lifetime of the memory system.
  7. 7. The virtual memory device including a bridge circuit according to claim 1, wherein the bridge circuit with a non-volatile XIP random access memory can be also converted into an embedded ASIC (Application-Specific Integrated Circuit) for applying to MCU, so as to combine with an MCU of a portable mobile device, thereby developing a same function, and reducing a system cost of the portable wireless mobile device.
US11179006 2004-07-01 2005-06-27 Virtual memory device including a bridge circuit Abandoned US20060015678A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US58461804 true 2004-07-01 2004-07-01
US11179006 US20060015678A1 (en) 2004-07-01 2005-06-27 Virtual memory device including a bridge circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11179006 US20060015678A1 (en) 2004-07-01 2005-06-27 Virtual memory device including a bridge circuit

Publications (1)

Publication Number Publication Date
US20060015678A1 true true US20060015678A1 (en) 2006-01-19

Family

ID=38621504

Family Applications (2)

Application Number Title Priority Date Filing Date
US11179006 Abandoned US20060015678A1 (en) 2004-07-01 2005-06-27 Virtual memory device including a bridge circuit
US11179005 Expired - Fee Related US7562354B2 (en) 2004-07-01 2005-06-27 Architecture and method of a cellular phone embedded system

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11179005 Expired - Fee Related US7562354B2 (en) 2004-07-01 2005-06-27 Architecture and method of a cellular phone embedded system

Country Status (1)

Country Link
US (2) US20060015678A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050228929A1 (en) * 2004-04-02 2005-10-13 Arm Limited Bridge circuit
US20070067151A1 (en) * 2005-08-31 2007-03-22 Advanced Micro Devices, Inc. Memory access to virtual target device
US20070168642A1 (en) * 2006-01-13 2007-07-19 Broadcom Corporation Virtual on-chip memory
US20140281308A1 (en) * 2013-03-15 2014-09-18 Bracket Computing, Inc. Storage unit selection for virtualized storage units
US9733867B2 (en) 2013-03-15 2017-08-15 Bracket Computing, Inc. Multi-layered storage administration for flexible placement of data

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7730015B1 (en) * 2004-10-15 2010-06-01 Oracle America, Inc. Stackable storage access mechanism for file systems
US20070014301A1 (en) * 2005-07-13 2007-01-18 Motient Corporation Method and apparatus for providing static addressing
CN104536799A (en) * 2015-01-16 2015-04-22 浪潮电子信息产业股份有限公司 C/C++ application migration tool from HP-UX platform to K-UX platform

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040015341A1 (en) * 2000-05-25 2004-01-22 Ferris Gavin Robert Programmable single-chip device and related development environment
US20040260958A1 (en) * 2003-06-20 2004-12-23 Sami Issa Integrated circuit dynamic parameter management in response to dynamic energy evaluation
US20040260843A1 (en) * 2003-06-23 2004-12-23 Sleeman Peter T. Peripheral device card bridging device
US20050027928A1 (en) * 2003-07-31 2005-02-03 M-Systems Flash Disk Pioneers, Ltd. SDRAM memory device with an embedded NAND flash controller
US20050246703A1 (en) * 2002-06-18 2005-11-03 Petri Ahonen Method and apparatus for programming updates from a network unit to a mobile device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7174534B2 (en) * 2001-01-22 2007-02-06 Symbol Technologies, Inc. Efficient system and method for running and analyzing multi-channel, multi-modal applications
US6661410B2 (en) * 2001-09-07 2003-12-09 Microsoft Corporation Capacitive sensing and data input device power management
JP2003173261A (en) * 2001-12-06 2003-06-20 Fuji Photo Film Co Ltd Application distributing system, application distributing method and application distributing program
WO2003069470A1 (en) * 2002-02-15 2003-08-21 Image Corporation Application creation system, creation apparatus, creation method, application providing system, providing apparatus, providing method, application operation system, operation apparatus, and operation method
US7562353B2 (en) * 2003-05-16 2009-07-14 Hewlett-Packard Development Company, L.P. Methods and systems for transforming Java applications of behalf of another device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040015341A1 (en) * 2000-05-25 2004-01-22 Ferris Gavin Robert Programmable single-chip device and related development environment
US20050246703A1 (en) * 2002-06-18 2005-11-03 Petri Ahonen Method and apparatus for programming updates from a network unit to a mobile device
US20040260958A1 (en) * 2003-06-20 2004-12-23 Sami Issa Integrated circuit dynamic parameter management in response to dynamic energy evaluation
US20040260843A1 (en) * 2003-06-23 2004-12-23 Sleeman Peter T. Peripheral device card bridging device
US20050027928A1 (en) * 2003-07-31 2005-02-03 M-Systems Flash Disk Pioneers, Ltd. SDRAM memory device with an embedded NAND flash controller

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050228929A1 (en) * 2004-04-02 2005-10-13 Arm Limited Bridge circuit
US7085874B2 (en) * 2004-04-02 2006-08-01 Arm Limited Synchronous/asynchronous bridge circuit for improved transfer of data between two circuits
US20070067151A1 (en) * 2005-08-31 2007-03-22 Advanced Micro Devices, Inc. Memory access to virtual target device
US7672828B2 (en) * 2005-08-31 2010-03-02 Advanced Micro Devices, Inc. Memory access to virtual target device
US20070168642A1 (en) * 2006-01-13 2007-07-19 Broadcom Corporation Virtual on-chip memory
US7627734B2 (en) * 2006-01-13 2009-12-01 Broadcom Corporation Virtual on-chip memory
US20140281308A1 (en) * 2013-03-15 2014-09-18 Bracket Computing, Inc. Storage unit selection for virtualized storage units
US9335932B2 (en) * 2013-03-15 2016-05-10 Bracket Computing, Inc. Storage unit selection for virtualized storage units
US9733867B2 (en) 2013-03-15 2017-08-15 Bracket Computing, Inc. Multi-layered storage administration for flexible placement of data

Also Published As

Publication number Publication date Type
US7562354B2 (en) 2009-07-14 grant
US20060015838A1 (en) 2006-01-19 application

Similar Documents

Publication Publication Date Title
US6407949B1 (en) Mobile communication device having integrated embedded flash and SRAM memory
US20110093662A1 (en) Memory having internal processors and data communication methods in memory
US20070233938A1 (en) Shared nonvolatile memory architecture
US7010656B2 (en) Method and apparatus for memory management
US20040193864A1 (en) System and method for actively booting a computer system
US20100077194A1 (en) Turbo boot systems and methods
US20040068644A1 (en) Booting from non-linear memory
US20080082743A1 (en) Method and apparatus for caching memory content on a computing system to facilitate instant-on resuming from a hibernation state
US7454639B2 (en) Various apparatuses and methods for reduced power states in system memory
US20070260827A1 (en) Method to support heterogeneous memories
US20070094439A1 (en) Expandable portable solid-state device & method
US20040078509A1 (en) System and method for executing binary images
US20120221843A1 (en) Multi-phase resume from hibernate
US20090307409A1 (en) Device memory management
US20140052946A1 (en) Techniques for opportunistic data storage
US20140181558A1 (en) Reducing power consumption of volatile memory via use of non-volatile memory
US20120191961A1 (en) Computer System and Operating System Switching Method Thereof
US20080082841A1 (en) Transitioning a computing platform to a low power system state
US20100151919A1 (en) Power Management in a Mobile Device
US20110145306A1 (en) Method for trimming data on non-volatile flash media
US20100299513A1 (en) Memory apparatus and method therefor
US20130166819A1 (en) Systems and methods of loading data from a non-volatile memory to a volatile memory
US7411859B2 (en) Multi-port memory device for buffering between hosts
US20050086405A1 (en) Efficient system management synchronization and memory allocation
CN101287187A (en) Intelligent mobile phone and operating method of the operation system

Legal Events

Date Code Title Description
AS Assignment

Owner name: WINITY TECHNOLOGY INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CHUNG-CHUAN;HUANG, CHUN-TA;REEL/FRAME:016785/0320

Effective date: 20050613