US20050274981A1 - Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device - Google Patents

Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device Download PDF

Info

Publication number
US20050274981A1
US20050274981A1 US11194529 US19452905A US2005274981A1 US 20050274981 A1 US20050274981 A1 US 20050274981A1 US 11194529 US11194529 US 11194529 US 19452905 A US19452905 A US 19452905A US 2005274981 A1 US2005274981 A1 US 2005274981A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
epitaxial
main
heteroepitaxial
intermediate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11194529
Inventor
Ho Lee
Moon-han Park
Hwa-Sung Rhee
Jae-yoon Yoo
Seung-Hwan Lee
Original Assignee
Ho Lee
Park Moon-Han
Hwa-Sung Rhee
Yoo Jae-Yoon
Seung-Hwan Lee
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/02447Silicon carbide
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/0245Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/0251Graded layers

Abstract

A multi-layered structure of a semiconductor device includes a substrate, and a heteroepitaxial layer having a low dislocation defect density on the substrate. The heteroepitaxial layer consists of a main epitaxial layer and at least one intermediate epitaxial layer sandwished in the main epitaxial layer. At their interface, the heteroepitaxial layer, i.e., the bottom portion of the main epitaxial layer, and the substrate have different lattice constants. Also, the intermediate epitaxial layer has a different lattice constant from that of the portions of the main epitaxial layer contiguous to the intermediate epitaxial layer. The intermediate epitaxial layer also has a thickness smaller than the net thickness of the main epitaxial layer such that the intermediate epitaxial layer absorbs the strain in the heteroepitaxial layer. Thus, it is possible to obtain a multi-layered structure comprising an epitaxial layer that is relatively thin and has a low dislocation defect density.

Description

    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to a semiconductor device comprising an epitaxial layer. More particularly, the present invention relates to a multi-layered structure including an epitaxial layer, to a semiconductor device comprising the same, and to a method of fabricating the semiconductor device.
  • [0003]
    2. Description of the Related Art
  • [0004]
    Recently, the use tensile-strained silicon as a channel layer has been researched as a way to improve carrier mobility in a field effect transistor (hereinafter, referred to as a FET).
  • [0005]
    In general, the tensile-strained silicon channel layer is produced by forming an Si1-xGex virtual substrate on a silicon substrate, annealing the resultant structure to relax the structure, and forming a silicon channel layer on the relaxed Si1-xGex virtual substrate. As a result, the tensile-strained silicon channel layer can be obtained by using the tensile strain in silicon caused by a lattice mismatch between the relaxed Si1-xGex virtual substrate and the silicon channel layer.
  • [0006]
    In forming the Si1-xGex virtual substrate on the silicon substrate, dislocations thread within the Si1-xGex virtual substrate when the strain caused by the lattice mismatch with the silicon substrate is relaxed. The threads of the dislocations in the virtual substrate accumulate at the top portion of the virtual substrate, and propagate into the silicon channel, thereby causing carrier scattering to occur in the channel. Carrier scattering prevents the FET from providing high carrier mobility.
  • [0007]
    An attempt to reduce the dislocation defect density of the epitaxial layer is described in U.S. Pat. No. 5,659,187. The patent discloses that an epitaxial layer, used as a virtual substrate, and having a composition graded by 0.025 to 2% per 1,000 Å in its direction of thickness, has a reduced dislocation defect density.
  • [0008]
    Meanwhile, in order to form a tensile-strained silicon channel layer that provides sufficient carrier mobility at the top of an Si1-xGex virtual substrate, the value of X at the top surface of the Si1-xGex virtual substrate must be 0.2 or more. And preferably, the value of X at the bottom surface of the Si1-xGex virtual substrate contiguous to (i.e., interfacing with) the silicon substrate is 0.
  • [0009]
    Therefore, in a case in which an Si1-xGex layer is used as the virtual substrate, and the composition of the Si1-xGex was graded by 2% per 1,000 Å as described in the above-mentioned patent, the Si1-xGex virtual substrate would have to be at least 1 μm thick if the value of X were to be 0 at the bottom surface and 0.2 or more at the top surface. Such a thick epitaxial layer presents problems in implementing a subsequent photolithography process.
  • [0010]
    Another attempt to reduce the dislocation defect density, proposes a chemical mechanical polishing (CMP) process to eliminate the threads of the dislocations accumulating at the top portion of the epitaxial layer.
  • [0011]
    Nonetheless, despite the use of the above-described methods, the dislocation defect density of an Si1-xGex virtual substrate remains high—on the order of 106/cm2.
  • SUMMARY OF THE INVENTION
  • [0012]
    An object of the present invention is to solve the above-described problems and limitations of the prior art.
  • [0013]
    Thus, it is one object of the present invention to provide a multi-layered structure comprising an epitaxial layer that is relatively thin and yet has a low dislocation defect density.
  • [0014]
    It is thus another object of the present invention to provide a semiconductor device having a multi-layered structure comprising an epitaxial layer and having high carrier mobility.
  • [0015]
    According to one aspect of the present invention, the invention provides a multi-layered structure comprising a substrate, and a heteroepitaxial layer disposed on the substrate. The heteroepitaxial layer consists of a main epitaxial layer having a lattice constant different from that of the substrate, and at least one intermediate epitaxial layer sandwiched within the main epitaxial layer. The intermediate epitaxial layer has a lattice constant different from portions of the main epitaxial layer contiguous to the intermediate epitaxial layer. Also, the intermediate epitaxial layer has a thickness smaller than that of the main epitaxial layer such that the intermediate epitaxial layer absorbs the strain in the heteroepitaxial layer.
  • [0016]
    The main epitaxial layer may have a graded composition from its bottom surface to its top surface or the main epitaxial layer may have a uniform composition throughout its entirety.
  • [0017]
    Preferably, the main epitaxial layer is composed of Si1-xGex (0<X<1). In this case, the substrate is composed of monocrystalline silicon, and the value of X may be 0 at the bottom surface of the main epitaxial layer. The value of X may also thus increase in a graduated manner to the top surface of the main epitaxial layer or the value of X may be constant throughout the main epitaxial layer.
  • [0018]
    The intermediate epitaxial layer may have a uniform composition throughout. The intermediate epitaxial layer may be formed of Si, SiC, or SiGeC. Preferably, the sum of the thicknesses of the at least one intermediate epitaxial layer is ½ or less of the net thickness of the main epitaxial layer.
  • [0019]
    According to another aspect of the present invention, the invention provides a semiconductor device comprising a strained channel layer, and wherein the heteroepitaxial layer is interposed between the substrate and the channel layer. The channel layer may be a tensile-strained layer. Also, the channel layer may be composed of Si or SiC.
  • [0020]
    As was mentioned above, the composition of the main epitaxial layer may be graded from the bottom surface to the top surface of the layer. In this case, the semiconductor device preferably further comprises a uniform epitaxial layer interposed between the heteroepitaxial layer and the channel layer. The composition of the uniform epitaxial layer is the same as that at the top surface of the heteroepitaxial layer.
  • [0021]
    According to still another aspect of the present invention, the invention provides a method of fabricating the semiconductor device including steps of providing a substrate, forming the heteroepitaxial layer on the substrate whereby the intermediate epitaxial layer will absorb the strain in the heteroepitaxial layer, annealing the heteroepitaxial layer, and forming the channel layer on the annealed heteroepitaxial layer.
  • [0022]
    The substrate on which the heteroepitaxial layer is formed may be polished using a chemical mechanical polishing (CMP) process, before the channel layer is formed.
  • [0023]
    Also, the heteroepitaxial layer may be formed by ultrahigh vacuum chemical vapor deposition (UHVCVD), reduced pressure chemical vapor deposition (RPCVD), low pressure chemical vapor deposition (LPCVD), or molecular beam epitaxy (MBE).
  • [0024]
    Also, in the case mentioned above in which the heteroepitaxial layer has a graded composition, a uniform epitaxial layer may be formed on the heteroepitaxial layer before the channel layer is formed, wherein the composition of the uniform epitaxial layer is the same as that of the top portion of the heteroepitaxial layer.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0025]
    The above and other objects, features and advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
  • [0026]
    FIGS. 1A and 1B are sectional views of a substrate, illustrating a method of fabricating a semiconductor device according to the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0027]
    The preferred embodiments of the present invention will be described in detail hereinafter with reference to FIGS. 1A and 1B.
  • [0028]
    Referring first to FIG. 1A, a heteroepitaxial layer is formed on a substrate 100. The substrate 100 may be made of monocrystalline silicon. The heteroepitaxial layer comprises a main epitaxial layer 200 and at least one intermediate epitaxial layer 300 sandwiched within the main epitaxial layer 200. The heteroepitaxial layer having the intermediate epitaxial layer 300 may be formed by ultrahigh vacuum chemical vapor deposition (UHVCVD), reduced pressure chemical vapor deposition (RPCVD), low pressure chemical vapor deposition (LPCVD), or molecular beam epitaxy (MBE). Subsequently, the heteroepitaxial layer comprising the at least one intermediate epitaxial layer 300 is annealed. Preferably, the annealing process is performed for at least one hour at 950° C.
  • [0029]
    The main epitaxial layer 200 is formed of a material having a lattice constant different from that of the substrate 100. Generally, an epitaxial layer is strained by a lattice mismatch with an underlying substrate, and dislocations occur in the epitaxial layer when the strain is relaxed by the annealing process. However, according to the present invention, dislocations can be prevented from occurring in the main epitaxial layer 200 by forming the intermediate epitaxial layer 300 therein. Here, the intermediate epitaxial layer 300 must have a lattice constant different from that of the portions of the main epitaxial layer 200 contiguous to the intermediate epitaxial layer 300.
  • [0030]
    Assuming that the thicknesses of the main epitaxial layer 200 and the intermediate epitaxial layer 300 are small, the magnitudes of the strain in the main epitaxial layer 200 and the intermediate epitaxial layer 300 are identical. In addition, the orientation of the strain in the main epitaxial layer 200 is different from that in the intermediate epitaxial layer 300 because the lattice constants of the main epitaxial layer 200 and the intermediate epitaxial layer 300 are mismatched. That is, the main epitaxial layer 200 and intermediate epitaxial layer 300 are strained in tension and compression, or in compression and tension, respectively, and the levels of the strain are identical. This condition can be represented by the following mathematical expression:
    Be1 2h1=Be2 2h2
    wherein B=2G(1+n)/(1−n), G=shear modulus, n=Poisson's ratio, e=lattice mismatch, and h=layer thickness.
  • [0031]
    Referring to the mathematical expression, the larger the net thickness (h2) of the main epitaxial layer 200 becomes, the greater is the strain applied to the intermediate epitaxial layer 300. Accordingly, when the thickness of the main epitaxial layer 200 is sufficiently large relative to the thickness of the intermediate epitaxial layer 300, the intermediate epitaxial layer 300 absorbs almost all of the strain in the heteroepitaxial layer. Accordingly, the thickness of the intermediate epitaxial layer 300 must be small compared to the net thickness of the main epitaxial layer 200. Preferably, the thickness of the intermediate epitaxial layer 300 is ½ of that of the main epitaxial layer 200. And, it follows that when more than one intermediate epitaxial layer 300 is present in the heteroepitaxial layer, the sum of the thicknesses of the intermediate epitaxial layers 300 is preferably ½ of the net thickness of the main epitaxial layer 200.
  • [0032]
    The annealing process relaxes the strain at the interface between the intermediate epitaxial layer 300 and the main epitaxial layer 200. The relieving of strain due to the annealing process causes dislocations to occur in the intermediate epitaxial layer 300 that has absorbed almost all of the strain from the main epitaxial layer 200. However, the dislocations are suppressed in the main epitaxial layer 200 in which the strain has been relieved by the intermediate epitaxial layer 300. Accordingly, the main epitaxial layer 200 has a low number of dislocations, i.e., a low dislocation defect density.
  • [0033]
    The main epitaxial layer 200 may have a graded composition from the bottom surface 200 a, contiguous to the substrate 100, to the top surface 200 b thereof, which is to say from the bottom surface to the top surface of the heteroepitaxial layer. Alternatively, the main epitaxial layer 200 may have a uniform composition from the bottom surface 200 a to the top surface 200 b.
  • [0034]
    The main epitaxial layer 200 may be formed of Si1-xGex (0<X<1).
  • [0035]
    In the case in which the substrate 100 is a monocrystalline silicon substrate and the main epitaxial layer 200 has a graded composition, it is possible for the value of X to be 0 at the bottom surface 200 a of the heteroepitaxial layer. Preferably, the value of X is 0.2 or more at the top surface 200 b. Generally, the dislocation density of the graded main epitaxial layer 200 can be minimized solely by fabricating the main epitaxial layer 200 such that the value of X varies by 0.02 or less per 1,000 Å in the direction of thickness of the heteroepitaxial layer. However, as described above, according to the present invention, dislocations in the main epitaxial layer 200 can be suppressed by forming the intermediate epitaxial layer 300 in the main epitaxial layer 200. Accordingly, the value of X in a main epitaxial layer formed of Si1-xGex can vary by 0.02 or more per 1,000 Å in the direction of thickness of the heteroepitaxial layer. Consequently, when the value of X is 0.2 at the top surface 200 b of the heteroepitaxial layer, the thickness of the main epitaxial layer 200 can be 1 μm or less and still have a low dislocation defect density.
  • [0036]
    Alternatively, the value of X in the composition Si1-xGex of the main epitaxial layer 200 may be constant from the bottom surface 200 a of the main epitaxial layer to the top surface 200 b. In this case, the value of X may be 0.2 or more. In general, in the case of an epitaxial layer having a uniform composition, the layer is formed thick enough to limit the ability of dislocations to propagate all the way to the top surface of the epitaxial layer. However, according to the present invention as described above, the heteroepitaxial layer can be relatively thin without incurring dislocations because of the forming of the intermediate epitaxial layer 300 prior to the annealing process. Such a relatively thin (hetero)epitaxial layer facilitates a subsequent photolithography process.
  • [0037]
    The intermediate epitaxial layer 300 may have a uniform composition. Preferably, the intermediate epitaxial layer 300 is formed of Si, SiC, or SiGeC.
  • [0038]
    Referring to FIG. 1B, preferably, the substrate 100 on which the heteroepitaxial layer is formed is polished using a chemical mechanical polishing (hereinafter, referred to as CMP) process. As described above, although it is unlikely that a significant number of dislocation defects will be present at the top surface 200 b of the heteroepitaxial layer, the CMP process will nonetheless eliminate any dislocation defects that have been incurred at the top surface 200 b.
  • [0039]
    Subsequently, a uniform epitaxial layer 400 (an epitaxial layer having a uniform composition) may be formed on the polished heteroepitaxial layer. The uniform epitaxial layer 400 may be omitted in the case in which the main epitaxial layer 200 has a uniform composition. The uniform epitaxial layer 400 has the same composition as that of the heteroepitaxial layer at the top surface 200 b, i.e., at the surface at which the uniform epitaxial layer 400 interfaces with the heteroepitaxial layer.
  • [0040]
    A channel layer is formed on the uniform epitaxial layer 400. The channel layer is formed of a material having a lattice constant different from that of the uniform epitaxial layer 400, i.e. different from that at the top surface 200 b of the heteroepitaxial layer. Alternatively, the channel layer is formed directly on the heteroepitaxial layer in the above-described case in which the uniform epitaxial layer 400 is omitted. In this latter case, the channel layer is formed of a material having a lattice constant different from that of the heteroepitaxial layer. For example, the channel layer may be formed of Si or SiC.
  • [0041]
    As a result, the channel layer is formed as a strained channel layer 500 due to a lattice mismatch with the uniform epitaxial layer 400 or the heteroepitaxial layer. When the lattice constant of the channel layer is smaller than that of the uniform epitaxial layer 400 or the heteroepitaxial layer, the strained channel layer 500 is strained in tension, i.e., is a tensile-strained channel layer 500. In the case in which the channel layer 500 is formed of Si and the uniform epitaxial layer 400 or the heteroepitaxial layer 200 is formed of Si1-xGex (0<X<1), the value of X is preferably 0.2 or more. This is because proper carrier mobility is obtained in the channel layer 500 when X has a value of 0.2 or more in this case.
  • [0042]
    Meanwhile, few dislocation defects propagate into the channel layer 500 because of the low dislocation defect density of the main epitaxial layer 200 and the lack of dislocation defects incurred at the top surface 200 b of the heteroepitaxial layer 200. Accordingly, carrier scattering is reduced and therefore, carrier mobility in the channel layer is high.
  • [0043]
    According to the present invention as described above, a thin epitaxial layer having a low dislocation defect density can be provided by forming the epitaxial layer as heteroepitaxial layer consisting of a main epitaxial layer and an intermediate epitaxial layer having a thickness less than that of the main epitaxial layer. Also, the present invention provides a semiconductor device having high carrier mobility.
  • [0044]
    Although the present invention have been described above in detail with respect to the preferred embodiments thereof, those skilled in the art will appreciate that various modifications and/or additions can be made to the preferred embodiments without departing from the true scope and spirit of the invention as defined by the appended claims.

Claims (17)

  1. 1-24. (canceled)
  2. 25. A method of fabricating a semiconductor device, comprising:
    providing a substrate;
    forming a heteroepitaxial layer on the substrate by forming a main epitaxial layer having a bottom surface on said substrate, and a top surface, the lattice constant of the main epitaxial layer being different from that of the substrate, and forming at least one intermediate epitaxial layer that is situtated within the main epitaxial layer above said bottom surface and beneath said top surface, the intermediate epitaxial layer having a lattice constant different from that of portions of the main epitaxial layer interfacing with the intermediate epitaxial layer, and the thickness of the intermediate epitaxial layer being smaller than the net thickness of the main epitaxial layer;
    annealing said heteroepitaxial layer, whereby the intermediate epitaxial layer absorbs the strain imposed on the heteroepitaxial layer by said annealing; and
    forming on the annealed heteroepitaxial layer a channel layer having a lattice constant different from that of said heteroepitaxial layer at the top surface of said main epitaxial layer.
  3. 26. The method according to claim 25, and further comprising polishing the substrate on which the heteroepitaxial layer is formed using a chemical mechanical polishing (CMP) process before forming the channel layer.
  4. 27. The method according to claim 25, wherein the heteroepitaxial layer is formed by ultrahigh vacuum chemical vapor deposition (UHVCVD), reduced pressure chemical vapor deposition (RPCVD), a low pressure chemical vapor deposition (LPCVD), or molecular beam epitaxy (MBE).
  5. 28. The method according to claim 25, wherein said forming of the main epitaxial layer comprises varying the composition thereof from its bottom surface to its top surface.
  6. 29. The method according to claim 28, and further comprising forming a uniform epitaxial layer having a uniform composition throughout on the heteroepitaxial layer before forming the channel layer, and wherein the composition of the uniform epitaxial layer is the same as that of the main epitaxial layer at the top surface thereof.
  7. 30. The method according to claim 25, wherein the main epitaxial layer is formed so as to have a uniform composition throughout.
  8. 31. The method according to claim 25, wherein said forming of the main epitaxial layer comprises forming a layer of Si1-xGex (0<X<1) on the substrate.
  9. 32. The method according to claim 31, wherein the substrate provided is a monocrystalline silicon substrate, and said main epitaxial layer is formed such that the value of X is 0 at the bottom surface of the main epitaxial layer and varies in a graduated manner from the bottom surface to the top surface thereof.
  10. 33. The method according to claim 32, wherein the main epitaxial layer is formed such that the value of X is 0.2 or more at the top surface thereof.
  11. 34. The method according to claim 31, wherein the main epitaxial layer is formed such that the value of X is constant throughout.
  12. 35. The method according to claim 34, wherein the main epitaxial layer is formed such that the value of X is 0.2 or more.
  13. 36. The method according to claim 25, wherein the intermediate epitaxial layer is formed such that its composition is uniform throughout.
  14. 37. The method according to claim 25, wherein said forming of the intermediate epitaxial layer consists of forming a layer of Si, SiC, or SiGeC.
  15. 38. The method according to claim 25, wherein the heteroepitaxial layer is formed such that the sum of the thicknesses of the at least one intermediate epitaxial layer is ½ or less of the net thickness of the main epitaxial layer.
  16. 39. The method according to claim 25, wherein the channel layer is formed of a material having a lattice constant smaller than that of the heteroepitaxial layer at the top surface of said main epitaxial layer.
  17. 40. The method according to claim 25, wherein said forming of a channel layer comprises forming the channel layer of Si or SiC.
US11194529 2003-07-30 2005-08-02 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device Abandoned US20050274981A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR2003-52897 2003-07-30
KR20030052897A KR100605504B1 (en) 2003-07-30 2003-07-30 semiconductor device comprising epitaxial layer with low dislocation density and fabricating method of the semiconductor device
US10851336 US6987310B2 (en) 2003-07-30 2004-05-24 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device
US11194529 US20050274981A1 (en) 2003-07-30 2005-08-02 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11194529 US20050274981A1 (en) 2003-07-30 2005-08-02 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device

Publications (1)

Publication Number Publication Date
US20050274981A1 true true US20050274981A1 (en) 2005-12-15

Family

ID=34101789

Family Applications (2)

Application Number Title Priority Date Filing Date
US10851336 Active 2024-07-09 US6987310B2 (en) 2003-07-30 2004-05-24 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device
US11194529 Abandoned US20050274981A1 (en) 2003-07-30 2005-08-02 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10851336 Active 2024-07-09 US6987310B2 (en) 2003-07-30 2004-05-24 Multi-layered structure including an epitaxial layer having a low dislocation defect density, semiconductor device comprising the same, and method of fabricating the semiconductor device

Country Status (2)

Country Link
US (2) US6987310B2 (en)
KR (1) KR100605504B1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006080278A (en) * 2004-09-09 2006-03-23 Toshiba Ceramics Co Ltd Strained silicon wafer and manufacturing method thereof
KR100717503B1 (en) * 2005-08-11 2007-05-14 동부일렉트로닉스 주식회사 Semiconductor device and manufacturing method thereof
EP1763069B1 (en) * 2005-09-07 2016-04-13 Soitec Method for forming a semiconductor heterostructure
US7902046B2 (en) * 2005-09-19 2011-03-08 The Board Of Trustees Of The Leland Stanford Junior University Thin buffer layers for SiGe growth on mismatched substrates
US7923098B2 (en) * 2008-01-02 2011-04-12 The Board Of Regents Of The University Of Oklahoma Low-defect-density crystalline structure and method for making same
DE102010046215A1 (en) 2010-09-21 2012-03-22 Infineon Technologies Austria Ag Semiconductor structure for electronic component, has strained monocrystalline region formed between monocrystalline regions made of semiconductor materials having different lattice constants along the reference direction

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5659187A (en) * 1991-05-31 1997-08-19 International Business Machines Corporation Low defect density/arbitrary lattice constant heteroepitaxial layers
US5847409A (en) * 1995-05-26 1998-12-08 Nec Corporation Semiconductor device with superlattice-structured graded buffer layer and fabrication method thereof
US5891769A (en) * 1997-04-07 1999-04-06 Motorola, Inc. Method for forming a semiconductor device having a heteroepitaxial layer
US5906951A (en) * 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
US6107653A (en) * 1997-06-24 2000-08-22 Massachusetts Institute Of Technology Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
US6329063B2 (en) * 1998-12-11 2001-12-11 Nova Crystals, Inc. Method for producing high quality heteroepitaxial growth using stress engineering and innovative substrates
US6350993B1 (en) * 1999-03-12 2002-02-26 International Business Machines Corporation High speed composite p-channel Si/SiGe heterostructure for field effect devices
US6445871B1 (en) * 1993-05-12 2002-09-03 Canon Kabushiki Kaisha Image outputting apparatus
US6562736B2 (en) * 2000-09-13 2003-05-13 Sony Corporation Manufacturing method for semiconductor device
US20030160300A1 (en) * 2002-02-22 2003-08-28 Masahiro Takenaka Semiconductor substrate, method of manufacturing the same and semiconductor device
US20030215990A1 (en) * 2002-03-14 2003-11-20 Eugene Fitzgerald Methods for fabricating strained layers on semiconductor substrates
US20030218189A1 (en) * 2001-06-12 2003-11-27 International Business Machines Corporation Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US20040075105A1 (en) * 2002-08-23 2004-04-22 Amberwave Systems Corporation Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US20040092051A1 (en) * 2002-10-30 2004-05-13 Amberwave Systems Corporation Methods for preserving strained semiconductor substrate layers during CMOS processing
US6749686B2 (en) * 1999-03-26 2004-06-15 Sony Corporation Crystal growth method of an oxide and multi-layered structure of oxides
US6787793B2 (en) * 2001-12-11 2004-09-07 Sharp Kabushiki Kaisha Strained Si device with first SiGe layer with higher Ge concentration being relaxed to have substantially same lattice constant as second SiGe layer with lower Ge concentration
US20040227158A1 (en) * 2003-01-14 2004-11-18 Romain Delhougne SiGe strain relaxed buffer for high mobility devices and a method of fabricating it
US6822302B2 (en) * 2001-11-28 2004-11-23 Seiko Epson Corporation Substrate for electronic device, method for manufacturing substrate for electronic device, and electronic device
US6833332B2 (en) * 2002-01-04 2004-12-21 International Business Machines Corporation Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same
US6869897B2 (en) * 2002-09-09 2005-03-22 Sharp Kabushiki Kaisha Manufacturing method for semiconductor substrate, and semiconductor device having a strained Si layer
US6916727B2 (en) * 2001-06-21 2005-07-12 Massachusetts Institute Of Technology Enhancement of P-type metal-oxide-semiconductor field effect transistors
US6936869B2 (en) * 2002-07-09 2005-08-30 International Rectifier Corporation Heterojunction field effect transistors using silicon-germanium and silicon-carbon alloys
US6995078B2 (en) * 2004-01-23 2006-02-07 Chartered Semiconductor Manufacturing Ltd. Method of forming a relaxed semiconductor buffer layer on a substrate with a large lattice mismatch

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5659187A (en) * 1991-05-31 1997-08-19 International Business Machines Corporation Low defect density/arbitrary lattice constant heteroepitaxial layers
US6445871B1 (en) * 1993-05-12 2002-09-03 Canon Kabushiki Kaisha Image outputting apparatus
US5847409A (en) * 1995-05-26 1998-12-08 Nec Corporation Semiconductor device with superlattice-structured graded buffer layer and fabrication method thereof
US5891769A (en) * 1997-04-07 1999-04-06 Motorola, Inc. Method for forming a semiconductor device having a heteroepitaxial layer
US5906951A (en) * 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
US6107653A (en) * 1997-06-24 2000-08-22 Massachusetts Institute Of Technology Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
US6329063B2 (en) * 1998-12-11 2001-12-11 Nova Crystals, Inc. Method for producing high quality heteroepitaxial growth using stress engineering and innovative substrates
US6350993B1 (en) * 1999-03-12 2002-02-26 International Business Machines Corporation High speed composite p-channel Si/SiGe heterostructure for field effect devices
US6749686B2 (en) * 1999-03-26 2004-06-15 Sony Corporation Crystal growth method of an oxide and multi-layered structure of oxides
US6562736B2 (en) * 2000-09-13 2003-05-13 Sony Corporation Manufacturing method for semiconductor device
US20030218189A1 (en) * 2001-06-12 2003-11-27 International Business Machines Corporation Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US6916727B2 (en) * 2001-06-21 2005-07-12 Massachusetts Institute Of Technology Enhancement of P-type metal-oxide-semiconductor field effect transistors
US6822302B2 (en) * 2001-11-28 2004-11-23 Seiko Epson Corporation Substrate for electronic device, method for manufacturing substrate for electronic device, and electronic device
US6787793B2 (en) * 2001-12-11 2004-09-07 Sharp Kabushiki Kaisha Strained Si device with first SiGe layer with higher Ge concentration being relaxed to have substantially same lattice constant as second SiGe layer with lower Ge concentration
US6833332B2 (en) * 2002-01-04 2004-12-21 International Business Machines Corporation Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same
US20030160300A1 (en) * 2002-02-22 2003-08-28 Masahiro Takenaka Semiconductor substrate, method of manufacturing the same and semiconductor device
US20030215990A1 (en) * 2002-03-14 2003-11-20 Eugene Fitzgerald Methods for fabricating strained layers on semiconductor substrates
US6936869B2 (en) * 2002-07-09 2005-08-30 International Rectifier Corporation Heterojunction field effect transistors using silicon-germanium and silicon-carbon alloys
US20040075105A1 (en) * 2002-08-23 2004-04-22 Amberwave Systems Corporation Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US6869897B2 (en) * 2002-09-09 2005-03-22 Sharp Kabushiki Kaisha Manufacturing method for semiconductor substrate, and semiconductor device having a strained Si layer
US20040092051A1 (en) * 2002-10-30 2004-05-13 Amberwave Systems Corporation Methods for preserving strained semiconductor substrate layers during CMOS processing
US20040227158A1 (en) * 2003-01-14 2004-11-18 Romain Delhougne SiGe strain relaxed buffer for high mobility devices and a method of fabricating it
US6995078B2 (en) * 2004-01-23 2006-02-07 Chartered Semiconductor Manufacturing Ltd. Method of forming a relaxed semiconductor buffer layer on a substrate with a large lattice mismatch

Also Published As

Publication number Publication date Type
US20050023646A1 (en) 2005-02-03 application
KR20050014318A (en) 2005-02-07 application
KR100605504B1 (en) 2006-07-28 grant
US6987310B2 (en) 2006-01-17 grant

Similar Documents

Publication Publication Date Title
Schaffler et al. High-electron-mobility Si/SiGe heterostructures: influence of the relaxed SiGe buffer layer
US5281834A (en) Non-silicon and silicon bonded structure and method of manufacture
US6703293B2 (en) Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates
US5240876A (en) Method of fabricating SOI wafer with SiGe as an etchback film in a BESOI process
US6690043B1 (en) Semiconductor device and method of manufacturing the same
US5770868A (en) GaAs substrate with compositionally graded AlGaAsSb buffer for fabrication of high-indium fets
Liliental‐Weber et al. Breakdown of crystallinity in low‐temperature‐grown GaAs layers
US5562770A (en) Semiconductor manufacturing process for low dislocation defects
US5847409A (en) Semiconductor device with superlattice-structured graded buffer layer and fabrication method thereof
Dunstan et al. Plastic relaxation of InGaAs grown on GaAs
US6602613B1 (en) Heterointegration of materials using deposition and bonding
US5891769A (en) Method for forming a semiconductor device having a heteroepitaxial layer
US6039803A (en) Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon
US20060131606A1 (en) Lattice-mismatched semiconductor structures employing seed layers and related fabrication methods
US20050051795A1 (en) Epitaxial growth of relaxed silicon germanium layers
US20020017642A1 (en) Semiconductor substrate, field effect transistor, method of forming SiGe layer and method of forming strained Si layer using same, and method of manufacturing field effect transistor
US6730551B2 (en) Formation of planar strained layers
US20040040493A1 (en) Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy
US7273798B2 (en) Gallium nitride device substrate containing a lattice parameter altering element
US20030203599A1 (en) Semiconductor wafer and method for fabricating the same
US7429747B2 (en) Sb-based CMOS devices
Shiraki et al. Fabrication technology of SiGe hetero-structures and their properties
US6291321B1 (en) Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
US6232138B1 (en) Relaxed InxGa(1-x)as buffers
US20060121682A1 (en) Strain balanced nitride heterojunction transistors and methods of fabricating strain balanced nitride heterojunction transistors