US20050263907A1 - Method of manufacturing semiconductor device and support structure for semiconductor substrate - Google Patents

Method of manufacturing semiconductor device and support structure for semiconductor substrate Download PDF

Info

Publication number
US20050263907A1
US20050263907A1 US11/132,063 US13206305A US2005263907A1 US 20050263907 A1 US20050263907 A1 US 20050263907A1 US 13206305 A US13206305 A US 13206305A US 2005263907 A1 US2005263907 A1 US 2005263907A1
Authority
US
United States
Prior art keywords
layer
adhesive layer
semiconductor substrate
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/132,063
Inventor
Takaharu Yamano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Assigned to SHINKO ELECTRIC INDUSTRIES CO., LTD. reassignment SHINKO ELECTRIC INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YAMANO, TAKAHARU
Publication of US20050263907A1 publication Critical patent/US20050263907A1/en
Priority to US11/336,217 priority Critical patent/US7459343B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05664—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11002—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for supporting the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a method of manufacturing a semiconductor device and a support structure for a semiconductor substrate used for the method.
  • FIG. 1 is a schematic illustration of a semiconductor device 10 having a CSP (Chip Size Package) structure, which is an example of a structure that allows size reduction of semiconductor devices.
  • CSP Chip Size Package
  • the semiconductor device 10 comprises a semiconductor substrate 11 , which may be a Si wafer or the like, having a device face 11 A on which semiconductor device elements are formed and a back face 11 B opposite to the device face 11 A.
  • Plural electrode pads 12 made of Al or the like are formed on the device face 11 A.
  • a passivation layer 12 A made of SiN or the like is formed to cover the device face 11 A except where the electrode pads 12 are formed.
  • the passivation layer 12 A is covered by a passivation layer 13 made of resin such as polyimide. Further, the passivation layer 13 is covered by a sealing resin layer 15 .
  • Wiring sections 14 made of Cu are formed in openings in the passivation layer 12 A and the passivation layer 13 to be connected to the electrode pads 12 .
  • the wiring sections 14 are patterned to extend partly onto the passivation layer 13 .
  • Wiring posts 16 are formed upright on the wiring sections 14 formed on the passivation layer 13 to be connected to the wiring sections 14 .
  • a side surface of each of the wiring posts 16 is surrounded by the sealing resin layer 15 , but an upper end thereof is exposed from the sealing resin layer 15 .
  • a barrier metal layer 17 is formed on the exposed-upper end of each of the wiring posts 16 .
  • a bump ball 18 made of solder or the like is formed on the barrier metal layer 17 .
  • wiring connecting semiconductor device elements to metal bumps is highly densely formed on a semiconductor substrate. Therefore, it is possible to reduce the size of the semiconductor device.
  • a thickness D of the semiconductor substrate needs to be reduced. Therefore, attempts to make the semiconductor device thinner by grinding the back face 11 B have been made in semiconductor device packaging techniques.
  • a passivation film on a back face of a semiconductor substrate is often partly separated from the semiconductor substrate in a process of forming a semiconductor device.
  • a passivation film having properties (e.g. rigidity) different from those of a semiconductor substrate is often separated from the semiconductor substrate in a so-called dicing process where the semiconductor substrate is cut into chips.
  • Such partial separation of the passivation film also lowers production yield of semiconductor devices.
  • a specific object of the present invention is to provide a method of manufacturing a semiconductor device and a support structure for a semiconductor substrate that reduce manufacturing defects of semiconductor devices with thin semiconductor substrates so as to manufacture thin semiconductor devices.
  • a method of manufacturing a semiconductor device that comprises a first step of grinding a second principle surface of a semiconductor substrate opposite to a first principle surface of the semiconductor substrate on which semiconductor device elements are formed, a second step of attaching a support structure configured to support the semiconductor substrate to the second principle surface after the first step, and a third step of detaching the semiconductor substrate from the support structure.
  • the method of manufacturing a semiconductor device further comprise a dicing process of dicing the semiconductor substrate between the second step and the third step.
  • a dicing process of dicing the semiconductor substrate between the second step and the third step.
  • the method of manufacturing a semiconductor device further comprise a sealing process of covering the first principle surface with a resin layer between the second step and the third step. This method can prevent damage to semiconductor devices in the sealing process.
  • the method of manufacturing a semiconductor device further comprise a wiring step of forming a wiring section on the first principle surface to be connected to the semiconductor device elements prior to the third step. With this method, higher density wiring can be formed.
  • the support structure comprise an adhesive layer formed to contact the semiconductor substrate and a supporting layer to support the adhesive layer, the adhesive layer comprising a first adhesive layer to adhere to the semiconductor substrate, a second adhesive layer configured to adhere to the supporting layer and having an adhesive force greater than an adhesive force of the first adhesive layer, and a base layer interposed between the first adhesive layer and the second adhesive layer.
  • a support structure for a semiconductor substrate being adapted to adhere to the semiconductor substrate and comprising an adhesive layer formed to adhere to the semiconductor substrate, and a supporting layer to support the adhesive layer, wherein the adhesive layer comprises a first adhesive layer to adhere to the semiconductor substrate, a second adhesive layer configured to adhere to the supporting layer and having an adhesive force greater than an adhesive force of the first adhesive layer, and a base layer interposed between the first adhesive layer and the second adhesive layer.
  • This support structure can protect thin semiconductor substrates from damage and warpage while supporting the semiconductor substrates. Moreover, this support structure allows a semiconductor substrate to be detached from an adhesive layer and allows the adhesive layer to be detached from a supporting layer.
  • the supporting layer include a Si wafer. If so, the supporting layer can be easily formed.
  • FIG. 1 is a schematic cross-sectional view of a semiconductor device having a CSP structure
  • FIG. 2 is a schematic cross-sectional view of a support structure according to a first embodiment
  • FIGS. 3A through 3P illustrate the method of manufacturing a semiconductor device according to a second embodiment.
  • FIG. 2 is a schematic cross-sectional view of a support structure 200 for a semiconductor substrate according to a first embodiment.
  • the support structure 200 of this embodiment is a type adapted to adhere to a semiconductor substrate, comprising an adhesive layer 202 formed to adhere to a semiconductor substrate and a supporting layer 201 configured to support the adhesive layer 202 .
  • the adhesive layer 202 includes a first adhesive layer 202 A that adherers to the semiconductor substrate and a second adhesive layer 202 B that has a greater adhesive force than the first adhesive layer 202 A and adheres to the supporting layer 201 .
  • a base layer 202 C made of PET (polyethylene terephthalate), PEN (polyethylene naphthalate) or the like is interposed between the first adhesive layer 202 A and the second adhesive layer 202 B.
  • the first adhesive layer 202 A adheres to the back face of the semiconductor substrate.
  • semiconductor substrates go through a so-called backgrinding process, where back faces of the semiconductor substrates are ground to reduce the thickness thereof.
  • the semiconductor substrates having thickness thus reduced are likely to suffer warpage or damage.
  • Such warpage and damage of semiconductor substrates can be prevented by attaching the support structure 200 of this embodiment to the back faces of the semiconductor substrates after reducing the thickness of the semiconductor substrates in the backgrinding process.
  • the adhesive force of the first adhesive layer 202 A is adjusted to allow the semiconductor substrate attached to the first adhesive layer 202 A to be detached from the support structure 200 .
  • a passivation layer (or the supporting layer) of the semiconductor substrate does not remain on the back face of the finished semiconductor device.
  • semiconductor substrates can be protected from warpage and damage in semiconductor device manufacturing processes such as a packaging process, while the thickness of the semiconductor devices is reduced.
  • the adhesive force of the second adhesive layer 202 B is greater than the adhesive force of the first adhesive layer 202 A. Therefore, when the semiconductor substrate is detached from the support structure 200 , the adhesive layer 202 remains on the supporting layer 201 without being detached (separated) from the supporting layer 201 .
  • the adhesive layer 202 including the first adhesive layer 202 A and the second adhesive layer 202 B can be detached (separated) from the supporting layer 201 with a force greater than a force required for detaching the semiconductor substrate. More specifically, the adhesive layer 202 is separated from the supporting layer 201 at the interface between the second adhesive layer 202 B and the supporting layer 201 .
  • This configuration allows the separated adhesive layer 202 and the supporting layer 201 to be reused individually. For example, if an impact is applied to the support structure 200 and therefore the supporting layer 201 is damaged, the adhesive layer 202 may be separated from the damaged supporting layer 201 to be reused with a new supporting layer 201 . If, on the other hand, the adhesive layer 202 is damaged or becomes unusable due to loss of adhesive force, the supporting layer 201 may be separated from the damaged or unusable adhesive layer 202 to be reused with a new adhesive layer 202 .
  • the adhesive layer 202 is preferably formed such that the first adhesive layer 202 A and the second adhesive layer 202 B are attached one on each side of the base layer 202 C made of PET, PEN or the like. In this way, the adhesive layer 202 can be easily formed to have the upper face and the lower face with different adhesive forces and to be attachable to both the semiconductor substrate and the supporting layer 201 .
  • the supporting layer 201 preferably has a predetermined rigidity to support the semiconductor substrate and to protect the semiconductor substrate from damage and warpage.
  • heat resistance and chemical resistance to prevent damage, corrosion and etching in various processes performed in the semiconductor device manufacturing processes (packaging process). It is also preferable to have physical properties, such as the thermal expansion coefficient, that are the same as or similar to physical properties of the semiconductor substrate.
  • the supporting layer 201 is preferably formed of a Si wafer to meet the requirements described above. Particularly in the case where the semiconductor substrate supported by the support structure 200 is formed of a Si wafer, it is advantageous in that there is no need to process the support structure because the support structure 200 and the supported semiconductor substrate substantially have the same size and materials, as well as in that they are readily available. Moreover, costs can be lowered by using so-called reclaimed Si wafers, which are formed by etching or grinding faces on which semiconductor device elements and films are formed previously, as the supporting layer 201 .
  • glass plates or ceramic plates are applicable as the supporting layer 201 if the above requirements are satisfied.
  • the following describes a method of manufacturing a semiconductor device using the support structure of this embodiment.
  • FIGS. 3A through 3P illustrate the method of manufacturing a semiconductor device step by step according to a second embodiment.
  • a substrate 101 on which semiconductor device elements are formed is prepared.
  • the substrate 101 formed of a semiconductor substrate such as a Si wafer has a device face 101 A on which semiconductor device elements are formed.
  • an electrode pad 102 made of Al or the like is also formed to be connected to a part of the device.
  • the distance between the device face 101 A of the substrate 101 and a back face 101 B opposite to the device face 101 A, i.e., a thickness dA of the substrate 101 is approximately 700 ⁇ m, although not limited to this thickness.
  • a passivation layer 103 made of SiN or the like is formed to cover the device face 101 A while leaving the electrode pad 102 exposed through an opening.
  • a passivation layer 104 made of polyimide or the like is formed on the passivation layer 103 while also leaving the electrode pad 102 exposed through an opening.
  • a metal adhesion layer 105 made of metal such as Cr and Ti is formed on the electrode pad 102 and the passivation layer 104 by sputtering. Further, a seed layer 106 made of Cu is formed on the adhesion layer 105 by sputtering.
  • a photoresist layer 107 is formed.
  • a mask (not shown) is then formed on the photoresist layer 107 , and the photoresist is patterned by exposure and development.
  • a wiring section 108 electrically connected to the electrode pad 102 is formed where the photoresist is removed on the patterning.
  • the wiring section 108 is formed by Cu electrolytic plating using the seed layer 106 as a power supply layer.
  • photoresist is removed by organic solvent or the like.
  • a photoresist layer 109 made of a photosensitive dry film or the like is attached to cover the wiring section 108 and the seed layer 106 .
  • the photoresist layer 109 is patterned by exposure and development using a mask.
  • a wiring post 110 is formed upright on the wiring section 108 on which the photoresist is removed.
  • the wiring post 110 is formed by Cu electrolytic plating using the seed layer 106 as a power supply layer.
  • a plating layer 111 having, for example, a Ni/Pd/Au structure is then formed on the wiring post 110 by electrolytic plating.
  • the plating layer 111 serves as a barrier (or serves to prevent diffusion) while improving adhesiveness.
  • an upper end face of the plating layer 111 is substantially flush with an upper end face of the photoresist layer 109 .
  • a thickness d 1 of the photoresist layer 109 is, for example, 100 ⁇ m, although not limited to this thickness.
  • a backgrinding tape 112 made of resin or the like is attached on the photoresist layer 109 and the plating layer 111 .
  • the backgrinding tape 112 has a thickness d 2 of, for example, 150 ⁇ m.
  • the backgrinding tape 112 serves as a passivation layer for the device face 101 A, the wiring post 110 , the plating layer 111 and the wiring section 108 in the following process of grinding the back face 101 B of the substrate 101 , and also makes it easy to hold (chuck) the substrate 101 in a grinding machine (not shown).
  • the back face 101 B of the substrate 101 is ground by the grinding machine so as to reduce the thickness of the substrate 101 to a thickness dB.
  • the thickness is, for example, around 200 ⁇ m through 300 ⁇ m, although not limited to this thickness.
  • the substrate 101 is attached to the support structure 200 of FIG. 2 .
  • FIG. 3H elements identical to those already described bear the same reference numbers and are not further discussed.
  • the support structure 200 as shown in FIG. 2 comprises the supporting layer 201 and the adhesive layer 202 formed thereon.
  • the adhesive layer 202 includes the base layer 202 C, and the first adhesive layer 202 A and the second adhesive layer 202 B attached on the upper face and the lower face, respectively, of the base layer 202 C.
  • the back face 101 B of the ground substrate 101 is attached to the first adhesive layer 202 A of the support structure 200 .
  • the adhesive force of the first adhesive layer 202 A is adjusted to be smaller than the adhesive force of the second adhesive layer 202 B. Therefore, the substrate 101 can be easily detached from the adhesive layer 202 in the following process while preventing the adhesive layer 202 from being detached from the supporting layer 201 .
  • the supporting layer 201 prevents warpage of the substrate 101 in this and following processes and also prevents damage to the substrate 101 to improve the production yield of the semiconductor device.
  • the supporting layer 201 is formed of a Si wafer
  • the supporting layer 201 and the substrate 101 have the same physical properties including thermal expansion coefficient. Therefore, the supporting layer 201 expands and deforms to follow expansion and deformation of the substrate 101 , and thus prevents cracking of the substrate 101 .
  • a method of protecting or holding a semiconductor substrate with a back face thereof attached to a supporting structure as described in this process is especially effective in a semiconductor device manufacturing process including a backgrinding process for reducing the thickness of the substrate. Also, this method is suitable to meet the recent demands for higher performance and smaller semiconductor devices.
  • the support structure 200 described in this embodiment is attached to the substrate 101 by the first adhesive layer 202 A, the support structure 200 can be detached from the substrate 101 . Therefore, unlike a conventional passivation film formed, for example, on a back face of a substrate and which cannot be easily detached therefrom, the support structure 200 makes it possible to have thinner semiconductor devices with no increase in thickness.
  • the exposed part of the seed layer 106 is removed by wet etching, and then the part of the adhesion layer 105 exposed by wet etching is also removed by wet etching.
  • the seed layer 106 and the adhesion layer 105 not covered by the wiring section 108 are removed by etching.
  • a molded resin layer 113 is formed to cover the passivation layer 104 , the wiring section 108 a side wall of the wiring post 110 , and the molded resin is then heated and cured. It should be noted that an upper end of the plating layer 111 is exposed on the molded resin for electrical connection.
  • the resin layer 113 may alternatively be formed by lamination of resin films.
  • a solder bump 114 electrically connected to the wiring post 110 through the plating layer 111 is formed on the plating layer 111 .
  • the support structure 200 with the substrate 101 attached thereon is attached on a dicing tape 115 having a dicing frame to be prepared for the following dicing process.
  • production of a semiconductor device semiconductor chip
  • the dicing process i.e., a process of cutting the substrate 101 into chips.
  • FIG. 3N shows only one semiconductor device 100 , there are plural semiconductor devices 100 formed in an array along a plane in a direction that the substrate 101 extends.
  • the substrate 101 is cut by a dicing technique to have the plural semiconductor devices 100 separated from each other.
  • the dicing machine is preferably controlled such that only the molded resin layer 113 through the substrate 101 are cut but not the support structure 200 .
  • the semiconductor devices (semiconductor chips) 100 separated from each other by the dicing technique are detached from the support structure 200 by separating the back face 101 B of each of the semiconductor devices 100 from the first adhesive layer 202 A using a dicing picker or the like, and thus the completed semiconductor devices 100 are obtained.
  • the substrate 101 is easily detached from the support structure 200 , thereby preventing increase of thickness of the semiconductor device 100 due to the use of the support structure 200 .
  • the thickness of the semiconductor device 100 can be thus reduced.
  • defects such as partial separation or loss of the passivation film and chipping often occur.
  • Such partial separation or loss of the passivation film leads to variation of thickness and shape of semiconductor devices. This embodiment can prevent these problems and therefore enable stably manufacturing semiconductor devices having the same shape, that is, offers reproducibility of shape.
  • the support structure 200 serves to prevent cracking and warpage of the substrate 101 in the process of removing the backgrinding tape 112 shown in FIG. 3I , the process of separating the photoresist layer 109 shown in FIG. 3J , the process of etching the seed layer 106 and the adhesion layer 105 shown in FIG. 3K , and the process of forming the solder bump 114 shown in FIG. 3M .
  • dicing operations are stably performed while preventing defects such as damage to and chipping in the substrate 101 .
  • the semiconductor device 100 can be separated from the adhesive layer 202 without separating the adhesive layer 202 from the supporting layer 201 , because the adhesive force of the first adhesive layer 202 A is smaller than the adhesive force of the second adhesive layer 202 B.
  • the adhesive layer 202 including the first adhesive layer 202 A and the second adhesive layer 202 B can be detached (separated) from the supporting layer 201 with a force greater than a force required for detaching the substrate 101 . More specifically, the adhesive layer 202 is separated from the supporting layer 201 at the interface between the second adhesive layer 202 B and the supporting layer 201 . This configuration allows the separated adhesive layer 202 and the supporting layer 201 to be reused individually.
  • the support structure 200 of this embodiment can be reused, costs required for protection of the substrate 101 can be reduced. Furthermore, the supporting layer 201 and the adhesive layer 202 are independently reusable, and therefore maintenance cost is also reduced.
  • the present invention is not limited thereto.
  • the present invention is applicable to other methods of manufacturing a semiconductor device having a so-called backgrinding process of grinding a back face of a semiconductor substrate to reduce the thickness of the semiconductor substrate. If the present invention is applied to these methods, the methods make it possible to improve production yield of semiconductor devices by preventing cracking and warpage of substrates, and allow a substrate to be detached from a support structure and therefore enable reduction of thickness of semiconductor devices as with the method of manufacturing a semiconductor device having a CSP structure.

Abstract

A method of manufacturing a semiconductor device is disclosed. The method comprises a first step of grinding a second principle surface of a semiconductor substrate opposite to a first principle surface of the semiconductor substrate on which semiconductor device elements are formed, a second step of attaching a support structure configured to support the semiconductor substrate to the second principle surface after the first step, and a third step of detaching the semiconductor substrate from the support structure.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a method of manufacturing a semiconductor device and a support structure for a semiconductor substrate used for the method.
  • 2. Description of the Related Art
  • With growing demands for smaller and higher performance semiconductor devices in recent years, packaging of semiconductors is required to have smaller size and provide for higher performance.
  • For example, there has been a demand for reducing thickness of semiconductor devices. To meet this demand, it is necessary to reduce the thickness of packaged semiconductor substrates by increasing a grinding amount in a so-called backgrinding process, where a back face of a semiconductor substrate or a face opposite to a face on which semiconductor device elements are formed is ground to reduce the thickness of the semiconductor substrate.
  • FIG. 1 is a schematic illustration of a semiconductor device 10 having a CSP (Chip Size Package) structure, which is an example of a structure that allows size reduction of semiconductor devices.
  • Referring to FIG. 1, the semiconductor device 10 comprises a semiconductor substrate 11, which may be a Si wafer or the like, having a device face 11A on which semiconductor device elements are formed and a back face 11B opposite to the device face 11A. Plural electrode pads 12 made of Al or the like are formed on the device face 11A. A passivation layer 12A made of SiN or the like is formed to cover the device face 11A except where the electrode pads 12 are formed. The passivation layer 12A is covered by a passivation layer 13 made of resin such as polyimide. Further, the passivation layer 13 is covered by a sealing resin layer 15.
  • Wiring sections 14 made of Cu are formed in openings in the passivation layer 12A and the passivation layer 13 to be connected to the electrode pads 12. The wiring sections 14 are patterned to extend partly onto the passivation layer 13.
  • Wiring posts 16 are formed upright on the wiring sections 14 formed on the passivation layer 13 to be connected to the wiring sections 14. A side surface of each of the wiring posts 16 is surrounded by the sealing resin layer 15, but an upper end thereof is exposed from the sealing resin layer 15. A barrier metal layer 17 is formed on the exposed-upper end of each of the wiring posts 16. A bump ball 18 made of solder or the like is formed on the barrier metal layer 17.
  • In this type of semiconductor device having a CSP structure, wiring connecting semiconductor device elements to metal bumps is highly densely formed on a semiconductor substrate. Therefore, it is possible to reduce the size of the semiconductor device.
  • For further reduction of size or thickness of the semiconductor device, a thickness D of the semiconductor substrate needs to be reduced. Therefore, attempts to make the semiconductor device thinner by grinding the back face 11B have been made in semiconductor device packaging techniques.
  • However, thickness reduction of semiconductor substrates increases defects such as damage to or warpage of semiconductor substrates, and therefore lowers production yield of semiconductor devices. There have been some attempts to prevent defects due to thickness reduction of semiconductor substrates by forming a passivation film on a back face of a semiconductor substrate (see, for example, Japanese Patent Laid-Open Publications No. 2002-231854 and No. 2002-270720).
  • If, however, a passivation film is formed on a back face of a semiconductor substrate, the semiconductor device becomes thicker. Thus, thickness reduction of semiconductor devices remains difficult.
  • Another problem with forming a passivation film on a back face of a semiconductor substrate is that the passivation film is often partly separated from the semiconductor substrate in a process of forming a semiconductor device. Especially, a passivation film having properties (e.g. rigidity) different from those of a semiconductor substrate is often separated from the semiconductor substrate in a so-called dicing process where the semiconductor substrate is cut into chips. Such partial separation of the passivation film also lowers production yield of semiconductor devices.
    • SUMMARY OF THE INVENTION
  • It is a general object of the present invention to provide a novel and effective method of manufacturing a semiconductor device and a support structure for a semiconductor substrate to solve at least one problem described above.
  • A specific object of the present invention is to provide a method of manufacturing a semiconductor device and a support structure for a semiconductor substrate that reduce manufacturing defects of semiconductor devices with thin semiconductor substrates so as to manufacture thin semiconductor devices.
  • According to an aspect of the present invention, there is provided a method of manufacturing a semiconductor device that comprises a first step of grinding a second principle surface of a semiconductor substrate opposite to a first principle surface of the semiconductor substrate on which semiconductor device elements are formed, a second step of attaching a support structure configured to support the semiconductor substrate to the second principle surface after the first step, and a third step of detaching the semiconductor substrate from the support structure.
  • With this method of manufacturing a semiconductor device, thin semiconductor devices can be stably manufactured while preventing damage to semiconductor substrates.
  • It is preferable that the method of manufacturing a semiconductor device further comprise a dicing process of dicing the semiconductor substrate between the second step and the third step. With this method, thin semiconductor devices can be manufactured while preventing damage to semiconductor substrates in the dicing process.
  • It is also preferable that the method of manufacturing a semiconductor device further comprise a sealing process of covering the first principle surface with a resin layer between the second step and the third step. This method can prevent damage to semiconductor devices in the sealing process.
  • It is also preferable that the method of manufacturing a semiconductor device further comprise a wiring step of forming a wiring section on the first principle surface to be connected to the semiconductor device elements prior to the third step. With this method, higher density wiring can be formed.
  • It is also preferable that, in the method of manufacturing a semiconductor device, the support structure comprise an adhesive layer formed to contact the semiconductor substrate and a supporting layer to support the adhesive layer, the adhesive layer comprising a first adhesive layer to adhere to the semiconductor substrate, a second adhesive layer configured to adhere to the supporting layer and having an adhesive force greater than an adhesive force of the first adhesive layer, and a base layer interposed between the first adhesive layer and the second adhesive layer. With this method, it is possible to detach the semiconductor substrate from the adhesive layer and to detach the adhesive layer from the supporting layer.
  • According to another aspect of the present invention, there is provided a support structure for a semiconductor substrate, the support structure being adapted to adhere to the semiconductor substrate and comprising an adhesive layer formed to adhere to the semiconductor substrate, and a supporting layer to support the adhesive layer, wherein the adhesive layer comprises a first adhesive layer to adhere to the semiconductor substrate, a second adhesive layer configured to adhere to the supporting layer and having an adhesive force greater than an adhesive force of the first adhesive layer, and a base layer interposed between the first adhesive layer and the second adhesive layer.
  • This support structure can protect thin semiconductor substrates from damage and warpage while supporting the semiconductor substrates. Moreover, this support structure allows a semiconductor substrate to be detached from an adhesive layer and allows the adhesive layer to be detached from a supporting layer.
  • It is preferable that, in the support structure for a semiconductor substrate, the supporting layer include a Si wafer. If so, the supporting layer can be easily formed.
  • According to these aspects of the present invention, it is possible to reduce manufacturing defects of semiconductor devices with thin semiconductor substrates so as to manufacture thin semiconductor devices.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic cross-sectional view of a semiconductor device having a CSP structure;
  • FIG. 2 is a schematic cross-sectional view of a support structure according to a first embodiment; and
  • FIGS. 3A through 3P illustrate the method of manufacturing a semiconductor device according to a second embodiment.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • The following description provides exemplary embodiments of the present invention with reference to the accompanying drawings.
    • First Embodiment
  • FIG. 2 is a schematic cross-sectional view of a support structure 200 for a semiconductor substrate according to a first embodiment.
  • Referring to FIG. 2, the support structure 200 of this embodiment is a type adapted to adhere to a semiconductor substrate, comprising an adhesive layer 202 formed to adhere to a semiconductor substrate and a supporting layer 201 configured to support the adhesive layer 202. The adhesive layer 202 includes a first adhesive layer 202A that adherers to the semiconductor substrate and a second adhesive layer 202B that has a greater adhesive force than the first adhesive layer 202A and adheres to the supporting layer 201.
  • A base layer 202C made of PET (polyethylene terephthalate), PEN (polyethylene naphthalate) or the like is interposed between the first adhesive layer 202A and the second adhesive layer 202B.
  • When the support structure 200 of this embodiment is attached to a back face of a semiconductor substrate, the first adhesive layer 202A adheres to the back face of the semiconductor substrate.
  • In typical semiconductor device manufacturing processes, semiconductor substrates go through a so-called backgrinding process, where back faces of the semiconductor substrates are ground to reduce the thickness thereof. However, the semiconductor substrates having thickness thus reduced are likely to suffer warpage or damage. Such warpage and damage of semiconductor substrates can be prevented by attaching the support structure 200 of this embodiment to the back faces of the semiconductor substrates after reducing the thickness of the semiconductor substrates in the backgrinding process.
  • The adhesive force of the first adhesive layer 202A is adjusted to allow the semiconductor substrate attached to the first adhesive layer 202A to be detached from the support structure 200.
  • Therefore, unlike conventional techniques, a passivation layer (or the supporting layer) of the semiconductor substrate does not remain on the back face of the finished semiconductor device. Thus, semiconductor substrates can be protected from warpage and damage in semiconductor device manufacturing processes such as a packaging process, while the thickness of the semiconductor devices is reduced.
  • As mentioned previously, the adhesive force of the second adhesive layer 202B is greater than the adhesive force of the first adhesive layer 202A. Therefore, when the semiconductor substrate is detached from the support structure 200, the adhesive layer 202 remains on the supporting layer 201 without being detached (separated) from the supporting layer 201.
  • On the other hand, the adhesive layer 202 including the first adhesive layer 202A and the second adhesive layer 202B can be detached (separated) from the supporting layer 201 with a force greater than a force required for detaching the semiconductor substrate. More specifically, the adhesive layer 202 is separated from the supporting layer 201 at the interface between the second adhesive layer 202B and the supporting layer 201.
  • This configuration allows the separated adhesive layer 202 and the supporting layer 201 to be reused individually. For example, if an impact is applied to the support structure 200 and therefore the supporting layer 201 is damaged, the adhesive layer 202 may be separated from the damaged supporting layer 201 to be reused with a new supporting layer 201. If, on the other hand, the adhesive layer 202 is damaged or becomes unusable due to loss of adhesive force, the supporting layer 201 may be separated from the damaged or unusable adhesive layer 202 to be reused with a new adhesive layer 202.
  • The adhesive layer 202 is preferably formed such that the first adhesive layer 202A and the second adhesive layer 202B are attached one on each side of the base layer 202C made of PET, PEN or the like. In this way, the adhesive layer 202 can be easily formed to have the upper face and the lower face with different adhesive forces and to be attachable to both the semiconductor substrate and the supporting layer 201.
  • The supporting layer 201 preferably has a predetermined rigidity to support the semiconductor substrate and to protect the semiconductor substrate from damage and warpage.
  • It is preferable to have heat resistance and chemical resistance to prevent damage, corrosion and etching in various processes performed in the semiconductor device manufacturing processes (packaging process). It is also preferable to have physical properties, such as the thermal expansion coefficient, that are the same as or similar to physical properties of the semiconductor substrate.
  • The supporting layer 201 is preferably formed of a Si wafer to meet the requirements described above. Particularly in the case where the semiconductor substrate supported by the support structure 200 is formed of a Si wafer, it is advantageous in that there is no need to process the support structure because the support structure 200 and the supported semiconductor substrate substantially have the same size and materials, as well as in that they are readily available. Moreover, costs can be lowered by using so-called reclaimed Si wafers, which are formed by etching or grinding faces on which semiconductor device elements and films are formed previously, as the supporting layer 201.
  • It should be understood that glass plates or ceramic plates are applicable as the supporting layer 201 if the above requirements are satisfied.
  • The following describes a method of manufacturing a semiconductor device using the support structure of this embodiment.
    • Second Embodiment
  • FIGS. 3A through 3P illustrate the method of manufacturing a semiconductor device step by step according to a second embodiment.
  • First, in a process shown in FIG. 3A, a substrate 101 on which semiconductor device elements are formed is prepared. For instance, the substrate 101 formed of a semiconductor substrate such as a Si wafer has a device face 101A on which semiconductor device elements are formed. There is also formed an electrode pad 102 made of Al or the like to be connected to a part of the device. The distance between the device face 101A of the substrate 101 and a back face 101B opposite to the device face 101A, i.e., a thickness dA of the substrate 101 is approximately 700 μm, although not limited to this thickness.
  • A passivation layer 103 made of SiN or the like is formed to cover the device face 101A while leaving the electrode pad 102 exposed through an opening. A passivation layer 104 made of polyimide or the like is formed on the passivation layer 103 while also leaving the electrode pad 102 exposed through an opening.
  • Then in a process shown in FIG. 3B, a metal adhesion layer 105 made of metal such as Cr and Ti is formed on the electrode pad 102 and the passivation layer 104 by sputtering. Further, a seed layer 106 made of Cu is formed on the adhesion layer 105 by sputtering.
  • Then in a process shown in FIG. 3C, a photoresist layer 107 is formed. A mask (not shown) is then formed on the photoresist layer 107, and the photoresist is patterned by exposure and development.
  • A wiring section 108 electrically connected to the electrode pad 102 is formed where the photoresist is removed on the patterning. The wiring section 108 is formed by Cu electrolytic plating using the seed layer 106 as a power supply layer.
  • Then in a process shown in FIG. 3D, photoresist is removed by organic solvent or the like.
  • Then in a process shown in FIG. 3E, a photoresist layer 109 made of a photosensitive dry film or the like is attached to cover the wiring section 108 and the seed layer 106. The photoresist layer 109 is patterned by exposure and development using a mask. A wiring post 110 is formed upright on the wiring section 108 on which the photoresist is removed. The wiring post 110 is formed by Cu electrolytic plating using the seed layer 106 as a power supply layer.
  • A plating layer 111 having, for example, a Ni/Pd/Au structure is then formed on the wiring post 110 by electrolytic plating. The plating layer 111 serves as a barrier (or serves to prevent diffusion) while improving adhesiveness. Preferably, an upper end face of the plating layer 111 is substantially flush with an upper end face of the photoresist layer 109.
  • A thickness d1 of the photoresist layer 109 is, for example, 100 μm, although not limited to this thickness.
  • Then in a process shown in FIG. 3F, a backgrinding tape 112 made of resin or the like is attached on the photoresist layer 109 and the plating layer 111. The backgrinding tape 112 has a thickness d2 of, for example, 150 μm. The backgrinding tape 112 serves as a passivation layer for the device face 101A, the wiring post 110, the plating layer 111 and the wiring section 108 in the following process of grinding the back face 101B of the substrate 101, and also makes it easy to hold (chuck) the substrate 101 in a grinding machine (not shown).
  • Then in a process shown in FIG. 3G, the back face 101B of the substrate 101 is ground by the grinding machine so as to reduce the thickness of the substrate 101 to a thickness dB. The thickness is, for example, around 200 μm through 300 μm, although not limited to this thickness.
  • Then in a process shown in FIG. 3H, the substrate 101 is attached to the support structure 200 of FIG. 2. In FIG. 3H, elements identical to those already described bear the same reference numbers and are not further discussed.
  • The support structure 200 as shown in FIG. 2 comprises the supporting layer 201 and the adhesive layer 202 formed thereon. The adhesive layer 202 includes the base layer 202C, and the first adhesive layer 202A and the second adhesive layer 202B attached on the upper face and the lower face, respectively, of the base layer 202C.
  • In this process shown in FIG. 3H, the back face 101B of the ground substrate 101 is attached to the first adhesive layer 202A of the support structure 200. The adhesive force of the first adhesive layer 202A is adjusted to be smaller than the adhesive force of the second adhesive layer 202B. Therefore, the substrate 101 can be easily detached from the adhesive layer 202 in the following process while preventing the adhesive layer 202 from being detached from the supporting layer 201.
  • The supporting layer 201 prevents warpage of the substrate 101 in this and following processes and also prevents damage to the substrate 101 to improve the production yield of the semiconductor device.
  • In the case where the supporting layer 201 is formed of a Si wafer, the supporting layer 201 and the substrate 101 have the same physical properties including thermal expansion coefficient. Therefore, the supporting layer 201 expands and deforms to follow expansion and deformation of the substrate 101, and thus prevents cracking of the substrate 101.
  • A method of protecting or holding a semiconductor substrate with a back face thereof attached to a supporting structure as described in this process is especially effective in a semiconductor device manufacturing process including a backgrinding process for reducing the thickness of the substrate. Also, this method is suitable to meet the recent demands for higher performance and smaller semiconductor devices.
  • As the support structure 200 described in this embodiment is attached to the substrate 101 by the first adhesive layer 202A, the support structure 200 can be detached from the substrate 101. Therefore, unlike a conventional passivation film formed, for example, on a back face of a substrate and which cannot be easily detached therefrom, the support structure 200 makes it possible to have thinner semiconductor devices with no increase in thickness.
  • Then in a process in FIG. 3I, the backgrinding tape 112 is removed. Then in a process shown in FIG. 3J, the photoresist layer 109 is separated.
  • Then in a process shown in FIG. 3K, the exposed part of the seed layer 106 is removed by wet etching, and then the part of the adhesion layer 105 exposed by wet etching is also removed by wet etching. Thus, the seed layer 106 and the adhesion layer 105 not covered by the wiring section 108 are removed by etching.
  • Then in a process shown in FIG. 3L, a molded resin layer 113 is formed to cover the passivation layer 104, the wiring section 108 a side wall of the wiring post 110, and the molded resin is then heated and cured. It should be noted that an upper end of the plating layer 111 is exposed on the molded resin for electrical connection.
  • The resin layer 113 may alternatively be formed by lamination of resin films.
  • Then in a process shown in FIG. 3M, a solder bump 114 electrically connected to the wiring post 110 through the plating layer 111 is formed on the plating layer 111.
  • Then in a process shown in FIG. 3N, the support structure 200 with the substrate 101 attached thereon is attached on a dicing tape 115 having a dicing frame to be prepared for the following dicing process. In this process shown in FIG. 3N, production of a semiconductor device (semiconductor chip) is completed except the dicing process, i.e., a process of cutting the substrate 101 into chips. That is, there is obtained a semiconductor device (semiconductor chip) 100 that has the substrate 101, the device face 101A, the electrode pad 102, the passivation layer 103, the adhesion layer 105, the seed layer 106, the wiring section 108, the wiring post 110, the plating layer 111, the molded resin layer 113 and the solder bump 114. Although FIG. 3N shows only one semiconductor device 100, there are plural semiconductor devices 100 formed in an array along a plane in a direction that the substrate 101 extends.
  • Then in a process shown in FIG. 30, the substrate 101 is cut by a dicing technique to have the plural semiconductor devices 100 separated from each other. The dicing machine is preferably controlled such that only the molded resin layer 113 through the substrate 101 are cut but not the support structure 200.
  • Then in a process shown in FIG. 3P, the semiconductor devices (semiconductor chips) 100 separated from each other by the dicing technique are detached from the support structure 200 by separating the back face 101B of each of the semiconductor devices 100 from the first adhesive layer 202A using a dicing picker or the like, and thus the completed semiconductor devices 100 are obtained.
  • In this way, the substrate 101 is easily detached from the support structure 200, thereby preventing increase of thickness of the semiconductor device 100 due to the use of the support structure 200. The thickness of the semiconductor device 100 can be thus reduced. In conventional cases where a substrate and a passivation film attached on a back face of the substrate are diced together in a dicing process, defects such as partial separation or loss of the passivation film and chipping often occur. Such partial separation or loss of the passivation film, for instance, leads to variation of thickness and shape of semiconductor devices. This embodiment can prevent these problems and therefore enable stably manufacturing semiconductor devices having the same shape, that is, offers reproducibility of shape.
  • In this embodiment, in the processes after the support structure 200 is attached to the substrate 101, cracking and warpage of the substrate 101 are prevented because the substrate 101 is supported or held by the support structure 200.
  • For example, the support structure 200 serves to prevent cracking and warpage of the substrate 101 in the process of removing the backgrinding tape 112 shown in FIG. 3I, the process of separating the photoresist layer 109 shown in FIG. 3J, the process of etching the seed layer 106 and the adhesion layer 105 shown in FIG. 3K, and the process of forming the solder bump 114 shown in FIG. 3M.
  • Especially, in the process of forming the molded resin shown in FIG. 3L, it is possible to prevent damage to the substrate 101 due to a reaction force which might be applied to the layers including the molded resin formed on the substrate 101 while the molded resin is cured by heating.
  • Moreover, in the dicing process shown in FIG. 30, dicing operations are stably performed while preventing defects such as damage to and chipping in the substrate 101.
  • In the step of separating the semiconductor device 100 from the support structure 200, the semiconductor device 100 can be separated from the adhesive layer 202 without separating the adhesive layer 202 from the supporting layer 201, because the adhesive force of the first adhesive layer 202A is smaller than the adhesive force of the second adhesive layer 202B.
  • The adhesive layer 202 including the first adhesive layer 202A and the second adhesive layer 202B can be detached (separated) from the supporting layer 201 with a force greater than a force required for detaching the substrate 101. More specifically, the adhesive layer 202 is separated from the supporting layer 201 at the interface between the second adhesive layer 202B and the supporting layer 201. This configuration allows the separated adhesive layer 202 and the supporting layer 201 to be reused individually.
  • As the support structure 200 of this embodiment can be reused, costs required for protection of the substrate 101 can be reduced. Furthermore, the supporting layer 201 and the adhesive layer 202 are independently reusable, and therefore maintenance cost is also reduced.
  • Although above embodiments exemplify the method of manufacturing a semiconductor device having a CSP structure, it should be understood that the present invention is not limited thereto. The present invention is applicable to other methods of manufacturing a semiconductor device having a so-called backgrinding process of grinding a back face of a semiconductor substrate to reduce the thickness of the semiconductor substrate. If the present invention is applied to these methods, the methods make it possible to improve production yield of semiconductor devices by preventing cracking and warpage of substrates, and allow a substrate to be detached from a support structure and therefore enable reduction of thickness of semiconductor devices as with the method of manufacturing a semiconductor device having a CSP structure.
  • While the present invention has been described in terms of preferred embodiments, it will be apparent to those skilled in the art that variations and modifications may be made without departing from the scope of the invention as set forth in the accompanying claims.
  • The present application is based on Japanese Priority Application No. 2004-159871 filed on May 28, 2004, with the Japanese Patent Office, the entire contents of which are hereby incorporated by reference.

Claims (7)

1. A method of manufacturing a semiconductor device, comprising:
a first step of grinding a second principle surface of a semiconductor substrate opposite to a first principle surface of the semiconductor substrate on which semiconductor device elements are formed;
a second step of attaching a support structure configured to support the semiconductor substrate to the second principle surface after the first step; and
a third step of detaching the semiconductor substrate from the support structure.
2. The method of manufacturing a semiconductor device as claimed in claim 1, further comprising:
a dicing process of dicing the semiconductor substrate between the second step and the third step.
3. The method of manufacturing a semiconductor device as claimed in claim 1, further comprising:
a sealing process of covering the first principle surface with a resin layer between the second step and the third step.
4. The method of manufacturing a semiconductor device as claimed in claim 1, further comprising:
a wiring step of forming a wiring section on the first principle surface to be connected to the semiconductor device elements prior to the third step.
5. The method of manufacturing a semiconductor device as claimed in claim 1,
wherein the support structure comprises:
an adhesive layer formed to contact with the semiconductor substrate; and
a supporting layer to support the adhesive layer;
the adhesive layer including
a first adhesive layer to adhere to the semiconductor substrate;
a second adhesive layer to adhere to the supporting layer, having an adhesive force greater than an adhesive force of the first adhesive layer; and
a base layer interposed between the first adhesive layer and the second adhesive layer.
6. A support structure for a semiconductor substrate, adapted to adhere to the semiconductor substrate, comprising;
an adhesive layer formed to adhere to the semiconductor substrate; and
a supporting layer to support the adhesive layer;
wherein the adhesive layer includes
a first adhesive layer to adhere to the semiconductor substrate;
a second adhesive layer to adhere to the supporting layer, having an adhesive force greater than an adhesive force of the first adhesive layer; and
a base layer interposed between the first adhesive layer and the second adhesive layer.
7. The support structure for a semiconductor substrate as claimed in claim 6, the supporting layer includes a Si wafer.
US11/132,063 2004-05-28 2005-05-18 Method of manufacturing semiconductor device and support structure for semiconductor substrate Abandoned US20050263907A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/336,217 US7459343B2 (en) 2004-05-28 2006-01-20 Method of manufacturing semiconductor device and support structure for semiconductor substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004159871A JP2005340655A (en) 2004-05-28 2004-05-28 Method for manufacturing semiconductor device, and structure for supporting semiconductor substrate
JP2004-159871 2004-05-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/336,217 Division US7459343B2 (en) 2004-05-28 2006-01-20 Method of manufacturing semiconductor device and support structure for semiconductor substrate

Publications (1)

Publication Number Publication Date
US20050263907A1 true US20050263907A1 (en) 2005-12-01

Family

ID=35424287

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/132,063 Abandoned US20050263907A1 (en) 2004-05-28 2005-05-18 Method of manufacturing semiconductor device and support structure for semiconductor substrate
US11/336,217 Expired - Fee Related US7459343B2 (en) 2004-05-28 2006-01-20 Method of manufacturing semiconductor device and support structure for semiconductor substrate

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/336,217 Expired - Fee Related US7459343B2 (en) 2004-05-28 2006-01-20 Method of manufacturing semiconductor device and support structure for semiconductor substrate

Country Status (5)

Country Link
US (2) US20050263907A1 (en)
JP (1) JP2005340655A (en)
KR (1) KR20060046191A (en)
CN (1) CN1702839B (en)
TW (1) TW200539298A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009138048A1 (en) * 2008-05-14 2009-11-19 Pac Tech - Packaging Technologies Gmbh Contact structure and method for producing a contact structure
US8710639B2 (en) 2010-04-08 2014-04-29 Nec Corporation Semiconductor element-embedded wiring substrate
CN104037262A (en) * 2014-05-08 2014-09-10 中国电子科技集团公司第四十八研究所 Manufacturing process of ultrathin crystal silicon flexible solar cell
US20150236217A1 (en) * 2014-02-17 2015-08-20 Lg Innotek Co., Ltd. Light emitting apparatus
US20210305095A1 (en) * 2020-03-24 2021-09-30 Nxp B.V. Method for forming a packaged semiconductor device

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5165207B2 (en) 2006-03-29 2013-03-21 オンセミコンダクター・トレーディング・リミテッド Manufacturing method of semiconductor device
JP4956128B2 (en) 2006-10-02 2012-06-20 ルネサスエレクトロニクス株式会社 Manufacturing method of electronic device
US7851333B2 (en) * 2007-03-15 2010-12-14 Infineon Technologies Ag Apparatus comprising a device and method for producing it
TWI364793B (en) * 2007-05-08 2012-05-21 Mutual Pak Technology Co Ltd Package structure for integrated circuit device and method of the same
US8264089B2 (en) * 2010-03-17 2012-09-11 Maxim Integrated Products, Inc. Enhanced WLP for superior temp cycling, drop test and high current applications
JP2012069747A (en) * 2010-09-24 2012-04-05 Teramikros Inc Semiconductor device and method of manufacturing the same
JP5903920B2 (en) * 2012-02-16 2016-04-13 富士通株式会社 Semiconductor device manufacturing method and electronic device manufacturing method
JP5810957B2 (en) 2012-02-17 2015-11-11 富士通株式会社 Semiconductor device manufacturing method and electronic device manufacturing method
JP5810958B2 (en) 2012-02-17 2015-11-11 富士通株式会社 Semiconductor device manufacturing method and electronic device manufacturing method
CN102709408B (en) * 2012-05-31 2015-09-09 东莞洲磊电子有限公司 The manufacture method of GaAs base ultra-thin chip
US10157766B2 (en) 2014-03-19 2018-12-18 Samsung Electronics Co., Ltd. Method of fabricating a semiconductor device
TWI545996B (en) * 2014-04-23 2016-08-11 財團法人工業技術研究院 Substrate structure, manufacturing method thereof, and method for manufacturing an electric device
WO2018044706A1 (en) * 2016-08-30 2018-03-08 TeraDiode, Inc. High-power laser packaging utilizing carbon nanotubes
JP2020131552A (en) * 2019-02-20 2020-08-31 株式会社東芝 Production method of carrier and semiconductor device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6107213A (en) * 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
US6326280B1 (en) * 1995-02-02 2001-12-04 Sony Corporation Thin film semiconductor and method for making thin film semiconductor
US20020068021A1 (en) * 2000-12-05 2002-06-06 Staehler Cord F. Method for producing a fluid device, fluid device and analysis apparatus
US20030032210A1 (en) * 2001-07-16 2003-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and peeling off method and method of manufacturing semiconductor device
US20040149888A1 (en) * 2003-01-31 2004-08-05 Intevac, Inc. Backthinned CMOS sensor with low fixed pattern noise
US6803293B2 (en) * 2000-08-30 2004-10-12 Nitto Denko Corporation Method of processing a semiconductor wafer
US6873059B2 (en) * 2001-11-13 2005-03-29 Texas Instruments Incorporated Semiconductor package with metal foil attachment film
US20050250310A1 (en) * 2002-07-03 2005-11-10 Sony Corporation Multi-layer interconnection circuit module and manufacturing method thereof
US20050282306A1 (en) * 2002-10-11 2005-12-22 Sony Corporation Method and apparatus for producing ultra-thin semiconductor chip and method and apparatus for producing ultra-thin back-illuminated solid-state image pickup device
US20060025305A1 (en) * 2002-03-01 2006-02-02 Dai Nippon Printing Co., Ltd. Thermally transferable image protective sheet, method for protective layer formation, and record produced by said method

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04336448A (en) 1991-05-13 1992-11-24 Oki Electric Ind Co Ltd Fabrication of semiconductor device
US5268065A (en) * 1992-12-21 1993-12-07 Motorola, Inc. Method for thinning a semiconductor wafer
EP0979852B1 (en) * 1998-08-10 2004-01-28 LINTEC Corporation A dicing tape and a method of dicing a semiconductor wafer
JP2001185519A (en) * 1999-12-24 2001-07-06 Hitachi Ltd Semiconductor device and method of manufacturing the same
US6720270B1 (en) * 2000-09-13 2004-04-13 Siliconware Precision Industries Co., Ltd. Method for reducing size of semiconductor unit in packaging process
JP3459234B2 (en) 2001-02-01 2003-10-20 カシオ計算機株式会社 Semiconductor device and manufacturing method thereof
JP2002270720A (en) 2001-03-09 2002-09-20 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method
US6908784B1 (en) * 2002-03-06 2005-06-21 Micron Technology, Inc. Method for fabricating encapsulated semiconductor components
JP4215998B2 (en) 2002-04-30 2009-01-28 リンテック株式会社 Semiconductor wafer processing method and semiconductor wafer transfer apparatus therefor

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6326280B1 (en) * 1995-02-02 2001-12-04 Sony Corporation Thin film semiconductor and method for making thin film semiconductor
US6107213A (en) * 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
US6803293B2 (en) * 2000-08-30 2004-10-12 Nitto Denko Corporation Method of processing a semiconductor wafer
US20020068021A1 (en) * 2000-12-05 2002-06-06 Staehler Cord F. Method for producing a fluid device, fluid device and analysis apparatus
US20030032210A1 (en) * 2001-07-16 2003-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and peeling off method and method of manufacturing semiconductor device
US6873059B2 (en) * 2001-11-13 2005-03-29 Texas Instruments Incorporated Semiconductor package with metal foil attachment film
US20060025305A1 (en) * 2002-03-01 2006-02-02 Dai Nippon Printing Co., Ltd. Thermally transferable image protective sheet, method for protective layer formation, and record produced by said method
US20050250310A1 (en) * 2002-07-03 2005-11-10 Sony Corporation Multi-layer interconnection circuit module and manufacturing method thereof
US20050282306A1 (en) * 2002-10-11 2005-12-22 Sony Corporation Method and apparatus for producing ultra-thin semiconductor chip and method and apparatus for producing ultra-thin back-illuminated solid-state image pickup device
US20040149888A1 (en) * 2003-01-31 2004-08-05 Intevac, Inc. Backthinned CMOS sensor with low fixed pattern noise

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009138048A1 (en) * 2008-05-14 2009-11-19 Pac Tech - Packaging Technologies Gmbh Contact structure and method for producing a contact structure
US20110057312A1 (en) * 2008-05-14 2011-03-10 Elke Zakel Contact structure and method for producing a contact structure
US8497578B2 (en) 2008-05-14 2013-07-30 PAC Tech—Packaging Technologies GmbH Terminal face contact structure and method of making same
US8710639B2 (en) 2010-04-08 2014-04-29 Nec Corporation Semiconductor element-embedded wiring substrate
US20150236217A1 (en) * 2014-02-17 2015-08-20 Lg Innotek Co., Ltd. Light emitting apparatus
US9705046B2 (en) * 2014-02-17 2017-07-11 Lg Innotek Co., Ltd. Light emitting apparatus
CN104037262A (en) * 2014-05-08 2014-09-10 中国电子科技集团公司第四十八研究所 Manufacturing process of ultrathin crystal silicon flexible solar cell
US20210305095A1 (en) * 2020-03-24 2021-09-30 Nxp B.V. Method for forming a packaged semiconductor device

Also Published As

Publication number Publication date
JP2005340655A (en) 2005-12-08
KR20060046191A (en) 2006-05-17
CN1702839A (en) 2005-11-30
CN1702839B (en) 2010-05-05
US20060128063A1 (en) 2006-06-15
TW200539298A (en) 2005-12-01
US7459343B2 (en) 2008-12-02

Similar Documents

Publication Publication Date Title
US7459343B2 (en) Method of manufacturing semiconductor device and support structure for semiconductor substrate
JP3929966B2 (en) Semiconductor device and manufacturing method thereof
US8999756B2 (en) Method and apparatus for semiconductor device fabrication using a reconstituted wafer
US7811857B2 (en) Method of manufacturing semiconductor device
US8169065B2 (en) Stackable circuit structures and methods of fabrication thereof
US6479900B1 (en) Semiconductor device and method of manufacturing the same
US7868445B2 (en) Integrated structures and methods of fabrication thereof with fan-out metallization on a chips-first chip layer
US9917010B2 (en) Semiconductor device manufacturing method
TW200834840A (en) Semiconductor image device package with die receiving through-hole and method of the same
JP4742252B2 (en) Manufacturing method of semiconductor device
US8692367B1 (en) Wafer-level packaged device having self-assembled resilient leads
JP2001326299A (en) Semiconductor device and method for manufacturing the same
TWM595330U (en) Panel assembly, wafer package and chip package
EP2040294B1 (en) Method of manufacturing a semiconductor device
US7906833B2 (en) Semiconductor device and manufacturing method thereof
JP3727939B2 (en) Manufacturing method of semiconductor device
US7410886B2 (en) Method for fabricating protective caps for protecting elements on a wafer surface
KR20210120914A (en) Method for manufacturing a semiconductor package
US6878642B1 (en) Method to improve passivation openings by reflow of photoresist to eliminate tape residue
JP2004079816A (en) Chip-shaped electronics component and its fabricating process, quasi-wafer used for the process and its fabricating process and mounting structure
KR100700395B1 (en) Method of manufacturing semiconductor device
WO2022052072A1 (en) Fan-out type packaging structure and production method therefor
EP3692572A1 (en) Structure and method for semiconductor packaging
JP3967293B2 (en) Semiconductor device
JP2004047903A (en) Semiconductor device and its manufacture

Legal Events

Date Code Title Description
AS Assignment

Owner name: SHINKO ELECTRIC INDUSTRIES CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAMANO, TAKAHARU;REEL/FRAME:016581/0326

Effective date: 20050511

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION