US20050247404A1 - Plasma processing apparatus and plasma processing method - Google Patents
Plasma processing apparatus and plasma processing method Download PDFInfo
- Publication number
- US20050247404A1 US20050247404A1 US11/147,925 US14792505A US2005247404A1 US 20050247404 A1 US20050247404 A1 US 20050247404A1 US 14792505 A US14792505 A US 14792505A US 2005247404 A1 US2005247404 A1 US 2005247404A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- top surface
- silicon wafer
- plasma
- plasma processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000003672 processing method Methods 0.000 title description 7
- 238000010521 absorption reaction Methods 0.000 claims abstract description 55
- 239000011248 coating agent Substances 0.000 claims abstract description 33
- 238000000576 coating method Methods 0.000 claims abstract description 33
- 239000004020 conductor Substances 0.000 claims abstract description 31
- 230000002093 peripheral effect Effects 0.000 claims abstract description 31
- 238000001816 cooling Methods 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims description 50
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 83
- 229910052710 silicon Inorganic materials 0.000 abstract description 83
- 239000010703 silicon Substances 0.000 abstract description 83
- 230000001681 protective effect Effects 0.000 abstract description 26
- 235000012431 wafers Nutrition 0.000 description 77
- 239000007789 gas Substances 0.000 description 59
- 239000004065 semiconductor Substances 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000001307 helium Substances 0.000 description 6
- 229910052734 helium Inorganic materials 0.000 description 6
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 6
- 230000002159 abnormal effect Effects 0.000 description 5
- 238000007599 discharging Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 230000001965 increasing effect Effects 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 238000007664 blowing Methods 0.000 description 4
- 239000002826 coolant Substances 0.000 description 4
- 229910001873 dinitrogen Inorganic materials 0.000 description 4
- 239000012212 insulator Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 239000000498 cooling water Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 230000003028 elevating effect Effects 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000003570 air Substances 0.000 description 1
- 239000012080 ambient air Substances 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- -1 polyethylene terephthalate Polymers 0.000 description 1
- 229920000139 polyethylene terephthalate Polymers 0.000 description 1
- 239000005020 polyethylene terephthalate Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920000098 polyolefin Polymers 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 239000012495 reaction gas Substances 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 230000003685 thermal hair damage Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67109—Apparatus for thermal treatment mainly by convection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/02—Details
- H01J37/20—Means for supporting or positioning the objects or the material; Means for adjusting diaphragms or lenses associated with the support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
Definitions
- the present invention relates to a plasma processing apparatus and a plasma processing method for plasma-processing a semiconductor substrate such as a silicon wafer.
- thinning processing for decreasing the thickness of a substrate has come to be performed increasingly as the thickness of semiconductor devices has decreased.
- the back surface that is, the surface opposite to the circuit formation surface, is ground mechanically.
- plasma processing is performed to etch away a damaged layer that has been formed on the ground surface of the silicon substrate by the grinding.
- the silicon wafer In the plasma processing, the silicon wafer is held in a state that its circuit formation surface faces the mounting surface of a substrate mounting portion because the processing subject surface (i.e., back surface) of the silicon wafer needs to be located above. To prevent the circuits from directly touching the mounting surface and thereby being damaged, a protective film is stuck to the circuit formation surface.
- One method for holding such a silicon wafer is a method utilizing electrostatic absorption.
- a silicon wafer is placed on a substrate mounting portion in which the surface of a conductor is covered with a thin insulating layer.
- a DC voltage is applied to the conductor to make the surface of the substrate mounting portion an electrostatic absorption surface.
- the silicon wafer is held by the substrate mounting portion by Coulomb force that acts between the silicon wafer and the conductor that is located under the insulating layer.
- the Coulomb force acts on the conductor via not only the insulating layer but also the insulative protective film and hence the electrostatic absorption force is weaker than in a case that the silicon wafer is in direct contact with the electrostatic absorption surface (i.e., without intervention of a protective film); sufficient holding force may not be obtained.
- the silicon wafer since the entire surface of the substrate mounting portion is covered with the insulating layer, in a state that the silicon wafer is mounted thereon, the silicon wafer is not in direct contact with the conductor of the substrate mounting portion and hence the conductivity of heat from the silicon wafer to the substrate mounting portion is low. This makes it difficult to cool the silicon wafer by removing heat from it efficiently during plasma processing. If the substrate temperature increases excessively, the protective film that is stuck to the substrate receives heat damage. In view of this, in setting plasma processing conditions, the output power for plasma processing of a power source needs to be set low, that is, the output power is restricted by the substrate cooling ability of the substrate mounting portion. As described above, where the processing object is a semiconductor substrate having an insulating layer (protective film), it is difficult to increase the cooling efficiency while maintaining sufficient electrostatic holding force; it is difficult to realize plasma processing having a high etching rate.
- An object of the present invention is therefore to provide a plasma processing apparatus and a plasma processing method capable of increasing the cooling efficiency of a semiconductor substrate while holding it by sufficient electrostatic holding force.
- a plasma processing apparatus for plasma-processing a surface of a substrate having an insulating layer on the front surface that is accommodated in a processing room, comprises: an electrode that is a conductor and has a top surface that is greater in external size than the substrate; cooling means for cooling the electrode; a DC power section for applying a DC voltage to the electrode to cause the top surface of the electrode to hold the substrate by electrostatic absorption; pressure lowering means for lowering pressure inside the processing room; a plasma generation gas supply section for supplying a plasma generation gas to the processing room; and a radio-frequency power section for generating plasma in the processing room by applying a radio-frequency voltage to the electrode, wherein the top surface of the electrode has a top surface central area that is inside a boundary line that is distant inward by a prescribed length from an outer periphery of the substrate and in which the conductor is exposed, and a ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with an insulating
- an outer peripheral portion of the insulating layer of the substrate being held by the top surface of the electrode is in contact with the insulating coating in an area between the outer periphery and the boundary line.
- the plasma processing apparatus further comprises an insulating portion that covers an outer peripheral portion of the insulating coating in ring form.
- the insulating coating extends to cover part of a side surface of the electrode.
- the insulating coating is made of alumina.
- a plasma processing method in which an electrode that is a conductor and has a top surface that is greater in external size than a substrate to be plasma-processed that has an insulating layer on a front surface thereof is provided in a processing room, the top surface of the electrode has a top surface central area that is inside a boundary line that is distant inward by a prescribed length from an outer periphery of the substrate and in which the conductor is exposed and a ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with an insulating coating, and plasma processing is performed in a state that the substrate is held by the top surface of the electrode by electrostatic absorption and the electrode is being cooled, wherein the substrate is mounted on the top surface of the electrode in such a manner that a central portion and a peripheral portion of the insulating layer of the substrate are in contact with the top surface central area and the insulating coating in the top surface peripheral area, respectively; the substrate is electrostatically absorbed on the
- the substrate is a semiconductor substrate on the front surface of which logic circuits are formed, and a back surface of the semiconductor substrate is etched by the plasma processing.
- microcracks that have developed on the back surface of the semiconductor substrate in mechanical processing are etched away.
- the top surface of the electrode for holding a substrate by electrostatic absorption consists of the top surface central area that is inside the boundary line that is distant inward by a prescribed length from the outer periphery of the substrate and in which the conductor is exposed, and the ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with the insulating coating.
- FIG. 1 is a side sectional view of a plasma processing apparatus according to an embodiment of the invention
- FIG. 2 is a side sectional view of a first electrode of the processing apparatus according to the embodiment of the invention.
- FIG. 3 is a side sectional view of the plasma processing apparatus according to the embodiment of the invention.
- FIG. 4 is a side sectional view of the plasma processing apparatus according to the embodiment of the invention.
- FIG. 5 is a horizontal sectional view of the plasma processing apparatus according to the embodiment of the invention.
- FIG. 6 is a partial sectional view of the plasma processing apparatus according to the embodiment of the invention.
- FIGS. 7A and 7B are partial sectional view s of the plasma processing apparatus according to the embodiment of the invention.
- FIG. 1 is a side sectional view of a plasma processing apparatus according to an embodiment of the invention.
- FIG. 2 is a side sectional view of a first electrode of the processing apparatus according to the embodiment of the invention.
- FIGS. 3 and 4 are side sectional views of the plasma processing apparatus according to the embodiment of the invention.
- FIG. 5 is a horizontal sectional view of the plasma processing apparatus according to the embodiment of the invention.
- FIGS. 6 and 7 A and 7 B are partial sectional views of the plasma processing apparatus according to the embodiment of the invention.
- a processing room 2 where to perform plasma processing is provided in a vacuum chamber 1 ; a closed processing space in which to generate plasma under a low pressure can be formed in the processing room 2 .
- the processing room 2 has a cylindrical shape (see FIG. 5 ), and a first electrode 3 and a second electrode 4 are arranged in the vertical direction so as to be opposed to each other in the processing room 2 .
- the first electrode 3 and the second electrode 4 have cylindrical shapes and are arranged concentrically in the processing room 2 .
- the first electrode 3 is surrounded by two layers of insulators 5 A and 5 B that are inserted to fill a bottom portion of the processing room 2 , and is thereby fixed in such a manner that its top surface for holding a processing object is exposed at the center of the bottom of the processing room 2 .
- the first electrode 3 is made of a conductive material such as aluminum, and has a structure that a support portion 3 b extends downward from a disc-shaped electrode portion 3 a .
- the support portion 3 b is held by the vacuum chamber 1 via an insulating member 5 C, whereby the first electrode 3 is electrically insulated.
- the second electrode 4 is made of a conductive material such as aluminum.
- the second electrode 4 has a structure that a support portion 4 b extends upward from a disc-shaped electrode portion 4 a .
- the support portion 4 b is electrically continuous with the vacuum chamber 1 .
- the second electrode 4 can be elevated and lowered by an elevation mechanism 24 (see FIG. 3 ). In a state that the second electrode 4 is lowered, the processing space of the processing room 2 is partitioned by the second electrode 4 into two spaces having different functions.
- a discharging space 2 b is formed under the second electrode 4 , that is between the second electrode 4 and the first electrode 3 and an exhaust space 2 a is formed over the second electrode 4 , that is, between the second electrode 4 and the ceiling surface of the vacuum chamber 1 .
- the discharging space 2 b is a space in which plasma discharge is caused to perform plasma-processing on a silicon wafer 6 that is mounted on the first electrode 3 .
- the exhaust space 2 a is a space through which to exhaust a gas from the discharging space 2 b.
- the top surface of the electrode portion 3 a of the first electrode 1 is a mounting surface on which a silicon wafer 6 as a processing object (substrate) is mounted, and is larger in external size than the silicon wafer 6 .
- the silicon wafer 6 is a semiconductor substrate on whose front surface logic circuits are formed.
- the back surface of the silicon wafer 6 that is opposite to the circuit formation surface is etched by plasma processing after being ground by mechanical processing. Microcracks that have developed on the back surface of the silicon wafer 6 in the mechanical processing are removed by the etching.
- the top surface of the first electrode 3 is divided into two areas, that is, an inside area and an outside area, by a boundary line P 2 that is distant inward by a prescribed length C from an outer periphery position P 1 of the silicon wafer 6 as mounted on the first electrode 3 . That is, the area inside the boundary line P 2 is a top surface central area A where the conductive material (aluminum) is exposed and the area outside the boundary line P 2 is a ring-shaped top surface peripheral area B that surrounds the top surface central area A and in which the conductive material (aluminum) is covered with an insulating coating 3 f .
- the prescribed length C need not always be constant along the entire circumference and may vary with the circumferential position.
- the insulating coating 3 f is made of a ceramic material such as alumina. As shown in FIG. 1 , in a state that the first electrode 3 is provided in the vacuum chamber 1 , part (i.e., an outer peripheral portion) of the insulating coating 3 f is covered with the insulator 5 A (also see FIG. 6 ). With this measure, an outer peripheral portion of the first electrode 3 is insulated from plasma that is generated in the discharging space 2 b , whereby an abnormal discharge is prevented.
- a protective film 6 a is stuck to the front surface (i.e., the circuit formation surface; drawn as the bottom surface in FIG. 2 ) of the silicon wafer 6 .
- the protective film 6 a is opposed to the top surface 3 g of the first electrode 3 , that is, the silicon wafer 6 is mounted on the first electrode 3 with its mechanically ground surface up.
- the protective film 6 is a resin film, that is, a film made of an insulative resin such as polyolefin, polyimide, or polyethylene terephthalate and having a thickness of about 100 mm.
- the protective film 6 is stuck to the circuit formation surface of the silicon wafer 6 with an adhesive.
- the protective film 6 being stuck to of the silicon wafer 6 is an insulating layer on its circuit formation surface (i.e., the front surface), and functions (describer later) as a dielectric when the silicon wafer 6 is absorbed electrostatically.
- the silicon wafer 6 is mounted on the first electrode 3 in such a manner that a central portion D and an outer peripheral portion E of the protective film 6 a on the silicon wafer 6 are brought into contact with the top surface central area A and the insulative coating 3 f (located over the top surface peripheral area B), respectively, of the first electrode.
- the outer peripheral portion E of the protective film 6 a on the silicon wafer 6 that is held by the top surface 3 g of the first electrode 3 coextends with and is in contact with the insulating coating 3 f in the area between the outer periphery position P 1 and the boundary line P 2 .
- the silicon wafer 6 is electrostatically absorbed on the top surface central area A by mainly utilizing the central portion D of the protective film 6 a as a dielectric for electrostatic absorption. At this time, even in the outer peripheral area E, an electrostatic absorption force acts, though slightly, on the silicon wafer 6 via the protective film 6 a and the insulating coating 3 f . These electrostatic absorption forces bring the outer peripheral portion E of the protective film 6 a into close contact with the insulating coating 3 f.
- the boundary line P 2 which is the outer periphery of the top surface central area A of the top surface of the first electrode 3 in which the conductor is exposed is covered with the silicon wafer 6 irrespective of variations in the outer diameter of the silicon wafer 6 and the mounting position of the silicon wafer 6 on the first electrode 3 . Therefore, the conductor of the first electrode 3 is reliably protected from plasma in the discharging space 2 b . As a result, an abnormal discharge involving the first electrode 3 can be prevented during plasma discharge and the operation state of the plasma processing apparatus can be stabilized.
- a number of absorption holes 3 e are formed in the first electrode 3 so as to reach its top surface and to communicate with a suction hole 3 c that is formed inside the first electrode 3 .
- the suction hole 3 c is connected to a vacuum absorption pump 12 via a gas line switching opening/closing mechanism 11 .
- the gas line switching opening/closing mechanism 11 is connected to an N 2 gas supply section 13 for supplying a nitrogen gas and a He gas supply section 14 for supplying a helium gas.
- the suction hole 3 c can be connected selectively to the vacuum absorption pump 12 , the N 2 gas supply section 13 , and the He gas supply section 14 by switching the gas line switching opening/closing mechanism 11 .
- the vacuum absorption pump 12 If the vacuum absorption pump 12 is driven in a state that the absorption hole 3 c communicates with the vacuum absorption pump 12 , vacuum suction is effected through the absorption holes 3 e and the silicon wafer 6 that is mounted on the first electrode 3 is vacuum-absorbed and held. Therefore, the absorption holes 3 e , the suction hole 3 c , and the vacuum absorption pump 12 constitute a vacuum holding means for holding the silicon wafer 6 by vacuum-absorbing the silicon wafer 6 through the absorption holes 3 e which are formed in the first electrode 3 so as to reach its top surface.
- a nitrogen gas or a helium gas can be applied to the bottom surface (as viewed in FIG. 2 ) of the silicon wafer 6 through the absorption holes 3 e .
- the nitrogen gas is a blowing gas for forcibly detaching the silicon wafer 6 from the mounting surface 3 g and the helium gas is a heat transmission gas with which the absorption holes 3 e are charged to accelerate cooling of the silicon wafer 6 during plasma processing.
- a coolant passage 3 d for cooling is formed in the first electrode 3 and is connected to a cooling mechanism 10 . If the cooling mechanism 10 is driven, a coolant such as cooling water circulates through the cooling passage 3 d , whereby the first electrode 3 and the protective film 6 a on the first electrode 3 whose temperatures are increased by heat that is generated during plasma processing are cooled.
- the cooling passage 3 d and the cooling mechanism 10 constitute a cooling means for cooling the first electrode 3 .
- a vacuum-evacuating section 8 is connected, via a valve opening mechanism 7 , to an exhaust port 1 a that communicates with the exhaust space 2 a in the processing room 2 . If the vacuum-evacuating section 8 is driven with the valve opening mechanism 7 in an open state, the processing room 2 of the vacuum chamber 1 is vacuum-evacuated and the pressure inside the processing room 2 is lowered.
- the vacuum-evacuating section 8 is a pressure lowering means for lowering the pressure inside the processing room 2 by exhausting the processing room 2 through the exhaust port 1 a which communicates with the exhaust space 2 a.
- the first electrode 3 is electrically connected to a radio-frequency power section 17 via a matching circuit 16 . If the radio-frequency power section 17 is driven, a radio-frequency voltage is applied between the first electrode 3 and the second electrode 4 which is electrically continuous with the vacuum chamber 1 that is grounded by a grounding portion 19 , whereby plasma discharge occurs in the processing room 2 .
- the matching circuit 16 serves for impedance matching between the radio-frequency power section 17 and a plasma discharge circuit for generating plasma in the processing room 2 .
- the first electrode 3 , the second electrode 4 , and the radio-frequency power section 17 constitute a plasma generating means for generating plasma for plasma processing of the silicon wafer 6 that is mounted on the mounting surface.
- An electrostatic absorption DC power section 18 (called “DC power section” in the claims) is also connected to the first electrode 3 via an RF filter 15 . If the electrostatic absorption DC power section 18 is driven, negative charge is accumulated in the surface of the first electrode 3 . If plasma is generated in the processing room 2 in this state by driving the radio-frequency power section 17 , a DC circuit that connects the silicon wafer 6 that is mounted on the first electrode 3 to the grounding portion 19 via the plasma in the processing room 2 , whereby a closed DC circuit that connects the first electrode 3 , the RF filter 15 , the electrostatic absorption DC power section 18 , the grounding portion 19 , the plasma, and the silicon wafer 6 in this order is formed. As a result, positive charge is accumulated in the silicon wafer 6 .
- the Coulomb force acts between the negative charge accumulated in the first electrode 3 and the positive charge accumulated in the silicon wafer 6 , and causes the silicon wafer 6 to be held by the first electrode 3 via the protective film 6 a that serves as a dielectric.
- the RF filter 15 prevents the radio-frequency voltage of the high-frequency power section 17 from being applied directly to the electrostatic absorption DC power section 18 .
- the first electrode 3 and the electrostatic absorption DC power section 18 constitute an electrostatic absorbing means for causing the first electrode 3 to hold the silicon wafer (plate-like substrate) 6 by electrostatic absorption.
- the polarity of the electrostatic absorption DC power section 18 may be opposite to the above-described one.
- the second electrode 4 has the central electrode portion 4 a and a projection portion 4 f that is made of an insulating material and projects from the outer periphery of the electrode portion 4 a . Having a larger external size than the first electrode 3 does, the projection portion 4 f extends outside the first electrode 3 .
- a gas blowing-out portion 4 e is provided so as to occupy a central portion of the bottom surface of the second electrode 4 , and supplies a plasma generation gas for causing plasma discharge in the discharge space 2 b .
- the gas blowing-out portion 4 e is a member produced by shaping, into a circular plate, a porous material having a number of minute holes inside.
- the gas blowing-out portion 4 e causes a plasma generation gas that has been supplied to a gas storage space 4 g to be supplied to the discharge space 2 b uniformly by blowing out the gas uniformly through the minute holes.
- a gas supply hole 4 c that communicates with the gas storage space 4 g is formed in the support portion 4 b , and is connected to a plasma generation gas supply section 21 via an opening/closing valve 20 . If the plasma generation gas supply section 21 is driven in a state that the opening/closing valve 20 is opened, a plasma generation gas containing a fluorine-based gas is supplied to the discharge space 2 b via the gas blowing-out portion 4 e.
- a coolant passage 4 d for cooling is formed in the second electrode 4 and is connected to the cooling mechanism 10 . If the cooling mechanism 10 is driven, a coolant such as cooling water circulates through the cooling passage 4 d , whereby the second electrode 4 whose temperature is increased by heat that is generated during plasma processing is cooled.
- an opening 1 b for input/output of a processing object is formed through a side wall of the processing room 2 (also see FIG. 5 ).
- a door 22 that is elevated and lowered by an opening/closing mechanism 23 is provided outside the opening 1 b ; the opening 1 b is opened or closed by lowering or elevating the door 22 .
- FIG. 4 shows how the silicon wafer 6 is input or output in a state that the opening is 1 b is opened by lowering the door 22 .
- FIG. 5 which is a horizontal sectional view of the vacuum chamber 1 , concentric circles represent, in order from the outside, the inner surface 2 c of the processing room 2 (i.e., the vacuum chamber 1 ), the outer side surface 4 h (see FIG. 6 ) of the second electrode 4 , the outer side surface 3 h of the first electrode 3 , the boundary line P 1 indicating the outer periphery of the silicon wafer 6 , and the boundary line P 2 on the top surface of the first electrode 3 .
- a space S 1 that is formed between the inner surface 2 c of the processing chamber 2 and the outer side surface 4 h of the second electrode 4 has a generally cylindrical space that is interposed between the circumferential surfaces of two concentric cylinders except the portion continuous with the opening 1 b.
- the space S 1 having a generally constant width G 1 over the entire circumference of the second electrode 4 is formed between the inner surface 2 c of the processing chamber 2 (i.e., the vacuum chamber 1 ) and the side surface 4 h of projection portion 4 f of the second electrode 4 .
- the space S 1 serves as a gas exhaust path for guiding a gas from the discharge space 2 a to the exhaust space 2 b.
- a space S 2 having a generally constant width G 2 over the entire circumference of the second electrode 4 is formed between the bottom surface of the projection portion 4 f and the top surface of the insulator 5 A that is provided around the first electrode 3 .
- the space S 2 serves as a gas flow path for guiding outward a gas that is supplied from the bas blowing-out portion 4 e to the discharge space 2 b and a reaction gas that is produced by plasma discharge.
- the dimensions of the related portions are set so that both of the widths G 1 and G 2 become smaller than a maximum dimension H of the discharge space 2 a in the height direction (see FIG. 3 ). With this measure, the conductance of each of the space S 1 as the gas exhaust path and the space S 2 as the gas flow path can be made smaller than the conductance of the exhaust space 2 a (conductance represents the degree of easiness of gas flow).
- a plasma generation gas assumes a molecular flow in which has molecules have a long mean free path.
- the conductance is irrelevant to the pressure and proportional to the third power of the inter-wall distance of a space concerned. Therefore, the conductance of each of the spaces S 1 and S 2 is smaller than the conductance of the exhaust space 2 a to a greater extent when the widths G 1 and G 2 are smaller than the dimension H. That is, in plasma processing that is performed under a low pressure, a gas flows through the exhaust space 2 a more easily than in through each of the spaces S 1 and S 2 .
- Plasma processing is performed in a state that the silicon wafer 6 to whose front surface the protective film 6 a is stuck as an insulating layer is held by the top surface of the first electrode 3 by electrostatic absorption and the first electrode 3 is being cooled.
- the silicon wafer 6 as a processing object is transported into the processing room 2 and mounted on the first electrode 3 .
- the vacuum absorption pump 12 is driven, whereby the silicon wafer 6 is vacuum-sucked via the absorption holes 3 e and the suction hole 3 c ; the silicon wafer 6 is held by the top surface 3 g of the first electrode 3 by vacuum absorption in such a manner as to be in close contact with the top surface 3 g.
- a plasma generation gas is supplied from the plasma generation gas supply section 21 to the processing room 2 .
- a DC voltage is applied between the first electrode 3 and the second electrode 4 by driving the electrostatic absorption DC power section 18 and plasma discharge is started by driving the radio-frequency power section 17 .
- plasma is generated in the discharge space 2 b and plasma processing is performed on the silicon wafer 6 .
- electrostatic absorption force occurs between the first electrode 3 and the silicon wafer 6 and the silicon wafer 6 is held by the first electrode 3 by the electrostatic absorption force.
- the silicon wafer 6 is placed on the first electrode 3 in such a manner that the central portion D of the protective film 6 a is in contact with the top surface central area A of the first electrode 3 and the outer peripheral portion E of the former is in contact with the insulating coating 3 f of the top surface peripheral area B of the latter.
- the silicon wafer 6 is electrostatically absorbed on the top surface central area A by mainly utilizing the central portion D of the protective film 6 a as a dielectric for electrostatic absorption.
- the outer peripheral portion E of the protective film 6 a is in close contact with the insulating coating 3 f , whereby the top surface central area A of the first electrode 3 is insulated from plasma.
- the gas line switching opening/closing mechanism 11 is driven, whereby the vacuum absorption is stopped and He is applied from behind. Specifically, after the holding of the silicon wafer 6 by the first electrode 3 by vacuum absorption is canceled, a helium gas for heat conduction is supplied from the He gas supply section 14 via the suction hole 3 c to fill the absorption holes 3 e with the helium gas.
- the first electrode 3 is cooled by the cooling mechanism 10 .
- the heat of the silicon wafer 6 whose temperature is increased by the plasma processing is transmitted to the first electrode 3 via the helium gas that is a highly heat-conductive gas. In this manner, the silicon wafer 6 can be cooled efficiently.
- the backside He application is stopped and vacuum absorption is started again.
- the silicon wafer 6 is held by the first electrode 3 by vacuum absorption force instead of the electrostatic absorption force that has disappeared because of the end of the plasma discharge.
- the driving of the electrostatic absorption DC power section 18 is stopped (i.e., the DC voltage is turned off) and an opening-to-air mechanism 9 is driven to open the processing room 2 to the ambient air.
- the gas line switching opening/closing mechanism 11 is driven again to stop the vacuum absorption. Wafer blowing is performed thereafter. That is, a nitrogen gas is supplied via the suction hole 3 c and blown out of the absorption holes 3 e , whereby the silicon wafer 6 is detached from the first electrode 3 .
- the opening 1 b is opened and the silicon wafer 6 is transported out of the processing room 2 .
- the wafer blowing is stopped to complete the one cycle of plasma processing.
- FIG. 7A shows, for comparison, the peripheral portion of the first electrode 3 and the insulating coating 3 f of FIGS. 1-6 .
- FIG. 7B shows a first electrode 103 and an insulating coating 103 f having modified shapes.
- the modified shapes are such that the diameter D 3 of the first electrode 103 is set smaller than the diameter D 2 of the first electrode 3 shown in FIG. 7A and that the top surface of the outer peripheral portion of the first electrode 103 is rounded.
- the insulating coating 103 f is formed in an area outside the same position as the boundary line P 2 shown in FIG. 7A so as to cover the rounded outer peripheral portion and a top portion of the outer side surface of the first electrode 103 . This structure also prevents an abnormal discharge during plasma processing as in the case of FIG. 7A . In addition, since the insulating coating 103 f is rounded, they are not prone to cracks.
- the diameter D 3 of the first electrode 103 can be made smaller than the diameter D 2 of the first electrode 3 shown in FIG. 7A while the above advantages are secured; the first electrode can be made more compact for silicon wafers having the same diameter D 1 . This makes it possible to increase the plasma density over the silicon wafer 6 and thereby increase the etching rate even when plasma processing performed with the same radio-frequency output power. Further, the external size B 2 of a vacuum chamber 101 can be made smaller than the external size B 1 of the vacuum chamber 1 shown in FIG. 7A , which makes the apparatus more compact.
- the top surface of the first electrode 3 that holds, by electrostatic absorption, the silicon wafer 6 to which the protective film 6 a is stuck as an insulating layer consists of the top surface central area A in which the conductor is exposed and the ring-shaped top surface peripheral area B that surrounds the top surface central area A and in which the conductor is covered with the insulating coating 3 f.
- the silicon wafer 6 when the silicon wafer 6 is held by electrostatic absorption, the silicon wafer 6 can be held by sufficient electrostatic holding force by bringing the conductor into direct contact with the silicon wafer 6 in the top surface central area A. And the cooling efficiency can be increased by bringing the protective film 6 a of the silicon wafer 6 into close contact with the conductor of the first electrode 3 . This prevents thermal damage to the silicon wafer 6 and the protective film 6 a , and makes it possible to realize efficient plasma processing exhibiting a high etching rate.
- the peripheral portion of the first electrode 3 is covered with the insulating coating 3 f (an abnormal discharge tends to occur between the peripheral portion and plasma in the discharge space 2 b ) and the related dimensions are set so that the inner periphery of the insulating coating 3 f is necessarily covered with the silicon wafer 6 . This prevents an abnormal discharge during plasma processing and thereby realize stable operation of the apparatus.
- the top surface of the electrode for holding a substrate by electrostatic absorption consists of the top surface central area that is inside the boundary line that is distant inward by a prescribed length from the outer periphery of the substrate and in which the conductor is exposed, and the ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with the insulating coating.
Abstract
In a plasma processing apparatus for plasma-processing a silicon wafer 6 to which a protective film 6 a is stuck in a state that the silicon wafer 6 is held by a first electrode 3 by electrostatic absorption and is being cooled, the top surface 3 g of the first electrode 3 consists of a top surface central area A that is inside a boundary line P2 that is distant inward by a prescribed length from the outer periphery P1 of the silicon wafer 6 and in which the conductor is exposed, and a ring-shaped top surface peripheral area B that surrounds the top surface central area A and in which the conductor is covered with an insulating coating 3 f. This structure makes it possible to hold the silicon wafer 6 by sufficient electrostatic holding force by bringing the silicon wafer 6 into direct contact with the conductor and to increase the cooling efficiency by virtue of heat conduction from the silicon wafer 6 to the first electrode 3.
Description
- This application is a division of U.S. patent application Ser. No. 10/621,497 filed Jul. 17, 2003.
- The present invention relates to a plasma processing apparatus and a plasma processing method for plasma-processing a semiconductor substrate such as a silicon wafer.
- In manufacturing processes of silicon wafers for semiconductor devices, thinning processing for decreasing the thickness of a substrate has come to be performed increasingly as the thickness of semiconductor devices has decreased. In the thinning processing, after formation of circuit patterns on the front surface of a silicon substrate, the back surface, that is, the surface opposite to the circuit formation surface, is ground mechanically. After the mechanical grinding, plasma processing is performed to etch away a damaged layer that has been formed on the ground surface of the silicon substrate by the grinding.
- In the plasma processing, the silicon wafer is held in a state that its circuit formation surface faces the mounting surface of a substrate mounting portion because the processing subject surface (i.e., back surface) of the silicon wafer needs to be located above. To prevent the circuits from directly touching the mounting surface and thereby being damaged, a protective film is stuck to the circuit formation surface.
- One method for holding such a silicon wafer is a method utilizing electrostatic absorption. In this method, a silicon wafer is placed on a substrate mounting portion in which the surface of a conductor is covered with a thin insulating layer. A DC voltage is applied to the conductor to make the surface of the substrate mounting portion an electrostatic absorption surface. The silicon wafer is held by the substrate mounting portion by Coulomb force that acts between the silicon wafer and the conductor that is located under the insulating layer.
- However, where a silicon wafer to which a protective film (mentioned above) is stuck is held by electrostatic absorption, the Coulomb force acts on the conductor via not only the insulating layer but also the insulative protective film and hence the electrostatic absorption force is weaker than in a case that the silicon wafer is in direct contact with the electrostatic absorption surface (i.e., without intervention of a protective film); sufficient holding force may not be obtained.
- Further, since the entire surface of the substrate mounting portion is covered with the insulating layer, in a state that the silicon wafer is mounted thereon, the silicon wafer is not in direct contact with the conductor of the substrate mounting portion and hence the conductivity of heat from the silicon wafer to the substrate mounting portion is low. This makes it difficult to cool the silicon wafer by removing heat from it efficiently during plasma processing. If the substrate temperature increases excessively, the protective film that is stuck to the substrate receives heat damage. In view of this, in setting plasma processing conditions, the output power for plasma processing of a power source needs to be set low, that is, the output power is restricted by the substrate cooling ability of the substrate mounting portion. As described above, where the processing object is a semiconductor substrate having an insulating layer (protective film), it is difficult to increase the cooling efficiency while maintaining sufficient electrostatic holding force; it is difficult to realize plasma processing having a high etching rate.
- An object of the present invention is therefore to provide a plasma processing apparatus and a plasma processing method capable of increasing the cooling efficiency of a semiconductor substrate while holding it by sufficient electrostatic holding force.
- According to the first aspect of the invention, a plasma processing apparatus for plasma-processing a surface of a substrate having an insulating layer on the front surface that is accommodated in a processing room, comprises: an electrode that is a conductor and has a top surface that is greater in external size than the substrate; cooling means for cooling the electrode; a DC power section for applying a DC voltage to the electrode to cause the top surface of the electrode to hold the substrate by electrostatic absorption; pressure lowering means for lowering pressure inside the processing room; a plasma generation gas supply section for supplying a plasma generation gas to the processing room; and a radio-frequency power section for generating plasma in the processing room by applying a radio-frequency voltage to the electrode, wherein the top surface of the electrode has a top surface central area that is inside a boundary line that is distant inward by a prescribed length from an outer periphery of the substrate and in which the conductor is exposed, and a ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with an insulating coating.
- Preferably, in the plasma processing apparatus, an outer peripheral portion of the insulating layer of the substrate being held by the top surface of the electrode is in contact with the insulating coating in an area between the outer periphery and the boundary line.
- Preferably, the plasma processing apparatus further comprises an insulating portion that covers an outer peripheral portion of the insulating coating in ring form.
- Preferably, in the plasma processing apparatus, the insulating coating extends to cover part of a side surface of the electrode.
- Preferably, in the plasma processing apparatus, the insulating coating is made of alumina.
- According to the second aspect of the invention, a plasma processing method in which an electrode that is a conductor and has a top surface that is greater in external size than a substrate to be plasma-processed that has an insulating layer on a front surface thereof is provided in a processing room, the top surface of the electrode has a top surface central area that is inside a boundary line that is distant inward by a prescribed length from an outer periphery of the substrate and in which the conductor is exposed and a ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with an insulating coating, and plasma processing is performed in a state that the substrate is held by the top surface of the electrode by electrostatic absorption and the electrode is being cooled, wherein the substrate is mounted on the top surface of the electrode in such a manner that a central portion and a peripheral portion of the insulating layer of the substrate are in contact with the top surface central area and the insulating coating in the top surface peripheral area, respectively; the substrate is electrostatically absorbed on the top surface central area by mainly utilizing the central portion of the insulating layer as a dielectric for electrostatic absorption; and the top surface central area of the electrode is insulated from plasma by bringing the outer peripheral portion of the insulating layer into close contact with the insulating coating.
- Preferably, in the plasma processing method, the substrate is a semiconductor substrate on the front surface of which logic circuits are formed, and a back surface of the semiconductor substrate is etched by the plasma processing.
- Preferably, in the plasma processing method, microcracks that have developed on the back surface of the semiconductor substrate in mechanical processing are etched away.
- According to the invention, the top surface of the electrode for holding a substrate by electrostatic absorption consists of the top surface central area that is inside the boundary line that is distant inward by a prescribed length from the outer periphery of the substrate and in which the conductor is exposed, and the ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with the insulating coating. This structure makes it possible to hold the substrate by sufficient electrostatic holding force and to increase the cooling efficiency of the substrate by bringing the substrate into close contact with the electrode.
-
FIG. 1 is a side sectional view of a plasma processing apparatus according to an embodiment of the invention; -
FIG. 2 is a side sectional view of a first electrode of the processing apparatus according to the embodiment of the invention; -
FIG. 3 is a side sectional view of the plasma processing apparatus according to the embodiment of the invention; -
FIG. 4 is a side sectional view of the plasma processing apparatus according to the embodiment of the invention; -
FIG. 5 is a horizontal sectional view of the plasma processing apparatus according to the embodiment of the invention; -
FIG. 6 is a partial sectional view of the plasma processing apparatus according to the embodiment of the invention; and -
FIGS. 7A and 7B are partial sectional view s of the plasma processing apparatus according to the embodiment of the invention. - An embodiment of the present invention will be hereinafter described with reference to the drawings.
FIG. 1 is a side sectional view of a plasma processing apparatus according to an embodiment of the invention.FIG. 2 is a side sectional view of a first electrode of the processing apparatus according to the embodiment of the invention.FIGS. 3 and 4 are side sectional views of the plasma processing apparatus according to the embodiment of the invention.FIG. 5 is a horizontal sectional view of the plasma processing apparatus according to the embodiment of the invention.FIGS. 6 and 7 A and 7B are partial sectional views of the plasma processing apparatus according to the embodiment of the invention. - First, the configuration of the plasma processing apparatus will be described with reference to
FIG. 1 . As shown inFIG. 1 , aprocessing room 2 where to perform plasma processing is provided in avacuum chamber 1; a closed processing space in which to generate plasma under a low pressure can be formed in theprocessing room 2. Theprocessing room 2 has a cylindrical shape (seeFIG. 5 ), and afirst electrode 3 and asecond electrode 4 are arranged in the vertical direction so as to be opposed to each other in theprocessing room 2. Thefirst electrode 3 and thesecond electrode 4 have cylindrical shapes and are arranged concentrically in theprocessing room 2. - The
first electrode 3 is surrounded by two layers ofinsulators processing room 2, and is thereby fixed in such a manner that its top surface for holding a processing object is exposed at the center of the bottom of theprocessing room 2. Thefirst electrode 3 is made of a conductive material such as aluminum, and has a structure that asupport portion 3 b extends downward from a disc-shaped electrode portion 3 a. Thesupport portion 3 b is held by thevacuum chamber 1 via aninsulating member 5C, whereby thefirst electrode 3 is electrically insulated. - Like the
first electrode 3, thesecond electrode 4 is made of a conductive material such as aluminum. Thesecond electrode 4 has a structure that asupport portion 4 b extends upward from a disc-shaped electrode portion 4 a. Thesupport portion 4 b is electrically continuous with thevacuum chamber 1. Thesecond electrode 4 can be elevated and lowered by an elevation mechanism 24 (seeFIG. 3 ). In a state that thesecond electrode 4 is lowered, the processing space of theprocessing room 2 is partitioned by thesecond electrode 4 into two spaces having different functions. - More specifically, a
discharging space 2 b is formed under thesecond electrode 4, that is between thesecond electrode 4 and thefirst electrode 3 and anexhaust space 2 a is formed over thesecond electrode 4, that is, between thesecond electrode 4 and the ceiling surface of thevacuum chamber 1. Thedischarging space 2 b is a space in which plasma discharge is caused to perform plasma-processing on asilicon wafer 6 that is mounted on thefirst electrode 3. Theexhaust space 2 a is a space through which to exhaust a gas from thedischarging space 2 b. - Next, the structure of the
first electrode 3 will be described in detail with reference toFIGS. 1 and 2 . The top surface of theelectrode portion 3 a of thefirst electrode 1 is a mounting surface on which a silicon wafer 6 as a processing object (substrate) is mounted, and is larger in external size than thesilicon wafer 6. Thesilicon wafer 6 is a semiconductor substrate on whose front surface logic circuits are formed. The back surface of thesilicon wafer 6 that is opposite to the circuit formation surface is etched by plasma processing after being ground by mechanical processing. Microcracks that have developed on the back surface of thesilicon wafer 6 in the mechanical processing are removed by the etching. - As shown in
FIG. 2 , the top surface of thefirst electrode 3 is divided into two areas, that is, an inside area and an outside area, by a boundary line P2 that is distant inward by a prescribed length C from an outer periphery position P1 of thesilicon wafer 6 as mounted on thefirst electrode 3. That is, the area inside the boundary line P2 is a top surface central area A where the conductive material (aluminum) is exposed and the area outside the boundary line P2 is a ring-shaped top surface peripheral area B that surrounds the top surface central area A and in which the conductive material (aluminum) is covered with an insulatingcoating 3 f. The prescribed length C need not always be constant along the entire circumference and may vary with the circumferential position. - The insulating
coating 3 f is made of a ceramic material such as alumina. As shown inFIG. 1 , in a state that thefirst electrode 3 is provided in thevacuum chamber 1, part (i.e., an outer peripheral portion) of the insulatingcoating 3 f is covered with theinsulator 5A (also seeFIG. 6 ). With this measure, an outer peripheral portion of thefirst electrode 3 is insulated from plasma that is generated in the dischargingspace 2 b, whereby an abnormal discharge is prevented. - As shown in
FIG. 2 , aprotective film 6 a is stuck to the front surface (i.e., the circuit formation surface; drawn as the bottom surface inFIG. 2 ) of thesilicon wafer 6. During plasma processing, theprotective film 6 a is opposed to thetop surface 3 g of thefirst electrode 3, that is, thesilicon wafer 6 is mounted on thefirst electrode 3 with its mechanically ground surface up. Theprotective film 6 is a resin film, that is, a film made of an insulative resin such as polyolefin, polyimide, or polyethylene terephthalate and having a thickness of about 100 mm. Theprotective film 6 is stuck to the circuit formation surface of thesilicon wafer 6 with an adhesive. Theprotective film 6 being stuck to of thesilicon wafer 6 is an insulating layer on its circuit formation surface (i.e., the front surface), and functions (describer later) as a dielectric when thesilicon wafer 6 is absorbed electrostatically. - As shown in
FIG. 2 , thesilicon wafer 6 is mounted on thefirst electrode 3 in such a manner that a central portion D and an outer peripheral portion E of theprotective film 6 a on thesilicon wafer 6 are brought into contact with the top surface central area A and theinsulative coating 3 f (located over the top surface peripheral area B), respectively, of the first electrode. In this state, the outer peripheral portion E of theprotective film 6 a on thesilicon wafer 6 that is held by thetop surface 3 g of thefirst electrode 3 coextends with and is in contact with the insulatingcoating 3 f in the area between the outer periphery position P1 and the boundary line P2. - The
silicon wafer 6 is electrostatically absorbed on the top surface central area A by mainly utilizing the central portion D of theprotective film 6 a as a dielectric for electrostatic absorption. At this time, even in the outer peripheral area E, an electrostatic absorption force acts, though slightly, on thesilicon wafer 6 via theprotective film 6 a and the insulatingcoating 3 f. These electrostatic absorption forces bring the outer peripheral portion E of theprotective film 6 a into close contact with the insulatingcoating 3 f. - In this close contact state, the boundary line P2 which is the outer periphery of the top surface central area A of the top surface of the
first electrode 3 in which the conductor is exposed is covered with thesilicon wafer 6 irrespective of variations in the outer diameter of thesilicon wafer 6 and the mounting position of thesilicon wafer 6 on thefirst electrode 3. Therefore, the conductor of thefirst electrode 3 is reliably protected from plasma in the dischargingspace 2 b. As a result, an abnormal discharge involving thefirst electrode 3 can be prevented during plasma discharge and the operation state of the plasma processing apparatus can be stabilized. - As shown in
FIG. 2 , a number ofabsorption holes 3 e are formed in thefirst electrode 3 so as to reach its top surface and to communicate with asuction hole 3 c that is formed inside thefirst electrode 3. Thesuction hole 3 c is connected to avacuum absorption pump 12 via a gas line switching opening/closing mechanism 11. As shown inFIG. 1 , the gas line switching opening/closing mechanism 11 is connected to an N2gas supply section 13 for supplying a nitrogen gas and a Hegas supply section 14 for supplying a helium gas. Thesuction hole 3 c can be connected selectively to thevacuum absorption pump 12, the N2gas supply section 13, and the Hegas supply section 14 by switching the gas line switching opening/closing mechanism 11. - If the
vacuum absorption pump 12 is driven in a state that theabsorption hole 3 c communicates with thevacuum absorption pump 12, vacuum suction is effected through the absorption holes 3 e and thesilicon wafer 6 that is mounted on thefirst electrode 3 is vacuum-absorbed and held. Therefore, the absorption holes 3 e, thesuction hole 3 c, and thevacuum absorption pump 12 constitute a vacuum holding means for holding thesilicon wafer 6 by vacuum-absorbing thesilicon wafer 6 through the absorption holes 3 e which are formed in thefirst electrode 3 so as to reach its top surface. - If the
suction hole 3 c is connected to the N2gas supply section 13 or the Hegas supply section 14, a nitrogen gas or a helium gas can be applied to the bottom surface (as viewed inFIG. 2 ) of thesilicon wafer 6 through the absorption holes 3 e. As described later, the nitrogen gas is a blowing gas for forcibly detaching thesilicon wafer 6 from the mountingsurface 3 g and the helium gas is a heat transmission gas with which the absorption holes 3 e are charged to accelerate cooling of thesilicon wafer 6 during plasma processing. - A
coolant passage 3 d for cooling is formed in thefirst electrode 3 and is connected to acooling mechanism 10. If thecooling mechanism 10 is driven, a coolant such as cooling water circulates through thecooling passage 3 d, whereby thefirst electrode 3 and theprotective film 6 a on thefirst electrode 3 whose temperatures are increased by heat that is generated during plasma processing are cooled. Thecooling passage 3 d and thecooling mechanism 10 constitute a cooling means for cooling thefirst electrode 3. - A vacuum-evacuating
section 8 is connected, via avalve opening mechanism 7, to anexhaust port 1 a that communicates with theexhaust space 2 a in theprocessing room 2. If the vacuum-evacuatingsection 8 is driven with thevalve opening mechanism 7 in an open state, theprocessing room 2 of thevacuum chamber 1 is vacuum-evacuated and the pressure inside theprocessing room 2 is lowered. The vacuum-evacuatingsection 8 is a pressure lowering means for lowering the pressure inside theprocessing room 2 by exhausting theprocessing room 2 through theexhaust port 1 a which communicates with theexhaust space 2 a. - The
first electrode 3 is electrically connected to a radio-frequency power section 17 via amatching circuit 16. If the radio-frequency power section 17 is driven, a radio-frequency voltage is applied between thefirst electrode 3 and thesecond electrode 4 which is electrically continuous with thevacuum chamber 1 that is grounded by a groundingportion 19, whereby plasma discharge occurs in theprocessing room 2. The matchingcircuit 16 serves for impedance matching between the radio-frequency power section 17 and a plasma discharge circuit for generating plasma in theprocessing room 2. Thefirst electrode 3, thesecond electrode 4, and the radio-frequency power section 17 constitute a plasma generating means for generating plasma for plasma processing of thesilicon wafer 6 that is mounted on the mounting surface. - An electrostatic absorption DC power section 18 (called “DC power section” in the claims) is also connected to the
first electrode 3 via anRF filter 15. If the electrostatic absorptionDC power section 18 is driven, negative charge is accumulated in the surface of thefirst electrode 3. If plasma is generated in theprocessing room 2 in this state by driving the radio-frequency power section 17, a DC circuit that connects thesilicon wafer 6 that is mounted on thefirst electrode 3 to the groundingportion 19 via the plasma in theprocessing room 2, whereby a closed DC circuit that connects thefirst electrode 3, theRF filter 15, the electrostatic absorptionDC power section 18, the groundingportion 19, the plasma, and thesilicon wafer 6 in this order is formed. As a result, positive charge is accumulated in thesilicon wafer 6. - Coulomb force acts between the negative charge accumulated in the
first electrode 3 and the positive charge accumulated in thesilicon wafer 6, and causes thesilicon wafer 6 to be held by thefirst electrode 3 via theprotective film 6 a that serves as a dielectric. At this time, theRF filter 15 prevents the radio-frequency voltage of the high-frequency power section 17 from being applied directly to the electrostatic absorptionDC power section 18. Thefirst electrode 3 and the electrostatic absorptionDC power section 18 constitute an electrostatic absorbing means for causing thefirst electrode 3 to hold the silicon wafer (plate-like substrate) 6 by electrostatic absorption. The polarity of the electrostatic absorptionDC power section 18 may be opposite to the above-described one. - Next, the structure of the
second electrode 4 will be described in detail. Thesecond electrode 4 has thecentral electrode portion 4 a and aprojection portion 4 f that is made of an insulating material and projects from the outer periphery of theelectrode portion 4 a. Having a larger external size than thefirst electrode 3 does, theprojection portion 4 f extends outside thefirst electrode 3. A gas blowing-outportion 4 e is provided so as to occupy a central portion of the bottom surface of thesecond electrode 4, and supplies a plasma generation gas for causing plasma discharge in thedischarge space 2 b. The gas blowing-outportion 4 e is a member produced by shaping, into a circular plate, a porous material having a number of minute holes inside. The gas blowing-outportion 4 e causes a plasma generation gas that has been supplied to agas storage space 4 g to be supplied to thedischarge space 2 b uniformly by blowing out the gas uniformly through the minute holes. - A
gas supply hole 4 c that communicates with thegas storage space 4 g is formed in thesupport portion 4 b, and is connected to a plasma generationgas supply section 21 via an opening/closingvalve 20. If the plasma generationgas supply section 21 is driven in a state that the opening/closingvalve 20 is opened, a plasma generation gas containing a fluorine-based gas is supplied to thedischarge space 2 b via the gas blowing-outportion 4 e. - A
coolant passage 4 d for cooling is formed in thesecond electrode 4 and is connected to thecooling mechanism 10. If thecooling mechanism 10 is driven, a coolant such as cooling water circulates through thecooling passage 4 d, whereby thesecond electrode 4 whose temperature is increased by heat that is generated during plasma processing is cooled. - As shown in
FIG. 3 , anopening 1 b for input/output of a processing object is formed through a side wall of the processing room 2 (also seeFIG. 5 ). Adoor 22 that is elevated and lowered by an opening/closing mechanism 23 is provided outside theopening 1 b; theopening 1 b is opened or closed by lowering or elevating thedoor 22.FIG. 4 shows how thesilicon wafer 6 is input or output in a state that the opening is 1 b is opened by lowering thedoor 22. In a state that a transport space is secured over thefirst electrode 3 by elevating thesecond electrode 4 with theelevation mechanism 24, anabsorption head 25 that is held by anarm 25 a is inserted into theprocessing room 2 through theopening 1 b to input or output thesilicon wafer 6. In the above-described configuration in which thewide exhaust space 2 a is secured, a long inter-electrode distance can be secured when thesecond electrode 4 is elevated, which facilitates a manipulation of inputting or outputting a processing object. - A plan positional relationship between the
processing room 2, thefirst electrode 3, thesilicon wafer 6 mounted on thefirst electrode 3, and thesecond electrode 4 will now be described with reference toFIG. 5 . InFIG. 5 , which is a horizontal sectional view of thevacuum chamber 1, concentric circles represent, in order from the outside, theinner surface 2 c of the processing room 2 (i.e., the vacuum chamber 1), theouter side surface 4 h (seeFIG. 6 ) of thesecond electrode 4, theouter side surface 3 h of thefirst electrode 3, the boundary line P1 indicating the outer periphery of thesilicon wafer 6, and the boundary line P2 on the top surface of thefirst electrode 3. - As seen from
FIG. 5 , since theprocessing room 2 and thesecond electrode 4 are generally cylindrical, a space S1 that is formed between theinner surface 2 c of theprocessing chamber 2 and theouter side surface 4 h of thesecond electrode 4 has a generally cylindrical space that is interposed between the circumferential surfaces of two concentric cylinders except the portion continuous with theopening 1 b. - Next, a description will be made of a gas flow path for guiding a gas outward from the
discharge space 2 b and a gas exhaust path for exhausting the thus-guided gas to theexhaust space 2 a. As shown inFIG. 6 , in a state that thesecond electrode 4 is lowered, the space S1 having a generally constant width G1 over the entire circumference of thesecond electrode 4 is formed between theinner surface 2 c of the processing chamber 2 (i.e., the vacuum chamber 1) and theside surface 4 h ofprojection portion 4 f of thesecond electrode 4. The space S1 serves as a gas exhaust path for guiding a gas from thedischarge space 2 a to theexhaust space 2 b. - A space S2 having a generally constant width G2 over the entire circumference of the
second electrode 4 is formed between the bottom surface of theprojection portion 4 f and the top surface of theinsulator 5A that is provided around thefirst electrode 3. The space S2 serves as a gas flow path for guiding outward a gas that is supplied from the bas blowing-outportion 4 e to thedischarge space 2 b and a reaction gas that is produced by plasma discharge. - The dimensions of the related portions are set so that both of the widths G1 and G2 become smaller than a maximum dimension H of the
discharge space 2 a in the height direction (seeFIG. 3 ). With this measure, the conductance of each of the space S1 as the gas exhaust path and the space S2 as the gas flow path can be made smaller than the conductance of theexhaust space 2 a (conductance represents the degree of easiness of gas flow). - In a low-
pressure processing room 2, a plasma generation gas assumes a molecular flow in which has molecules have a long mean free path. In this molecular flow state, the conductance is irrelevant to the pressure and proportional to the third power of the inter-wall distance of a space concerned. Therefore, the conductance of each of the spaces S1 and S2 is smaller than the conductance of theexhaust space 2 a to a greater extent when the widths G1 and G2 are smaller than the dimension H. That is, in plasma processing that is performed under a low pressure, a gas flows through theexhaust space 2 a more easily than in through each of the spaces S1 and S2. - Therefore, in exhausting a gas from the
discharge space 2 b through theexhaust port 1 a during plasma processing, a gas that has entered theexhaust space 2 a from the space S1 is exhausted quickly through theexhaust port 1 a because of the large conductance of theexhaust space 2 a; no large variation occurs in the gas flow state distribution in theexhaust space 2 a. As a result, for a gas that is entering theexhaust space 2 a from the space S1, an almost uniform flow state is attained over the entire circumference of thesecond electrode 4. Similarly, for a gas that is entering the space S1 from the space S2, an almost uniform flow state is attained over the entire circumference of thesecond electrode 4. In this manner, the state of a gas in thedischarge space 2 a is made uniform, whereby the distribution of the degree of etching by plasma processing can also be made uniform. - The configuration of the plasma processing apparatus has been described above. A plasma processing method will now be described below with reference to the drawings. Plasma processing is performed in a state that the
silicon wafer 6 to whose front surface theprotective film 6 a is stuck as an insulating layer is held by the top surface of thefirst electrode 3 by electrostatic absorption and thefirst electrode 3 is being cooled. - First, the
silicon wafer 6 as a processing object is transported into theprocessing room 2 and mounted on thefirst electrode 3. After theopening 1 b is closed, thevacuum absorption pump 12 is driven, whereby thesilicon wafer 6 is vacuum-sucked via the absorption holes 3 e and thesuction hole 3 c; thesilicon wafer 6 is held by thetop surface 3 g of thefirst electrode 3 by vacuum absorption in such a manner as to be in close contact with thetop surface 3 g. - Then, after the
processing room 2 is vacuum-evacuated by driving the vacuum-evacuatingsection 8, a plasma generation gas is supplied from the plasma generationgas supply section 21 to theprocessing room 2. Then, a DC voltage is applied between thefirst electrode 3 and thesecond electrode 4 by driving the electrostatic absorptionDC power section 18 and plasma discharge is started by driving the radio-frequency power section 17. As a result, plasma is generated in thedischarge space 2 b and plasma processing is performed on thesilicon wafer 6. During the plasma processing, electrostatic absorption force occurs between thefirst electrode 3 and thesilicon wafer 6 and thesilicon wafer 6 is held by thefirst electrode 3 by the electrostatic absorption force. - In this electrostatic absorption, as shown in
FIG. 2 , thesilicon wafer 6 is placed on thefirst electrode 3 in such a manner that the central portion D of theprotective film 6 a is in contact with the top surface central area A of thefirst electrode 3 and the outer peripheral portion E of the former is in contact with the insulatingcoating 3 f of the top surface peripheral area B of the latter. Thesilicon wafer 6 is electrostatically absorbed on the top surface central area A by mainly utilizing the central portion D of theprotective film 6 a as a dielectric for electrostatic absorption. The outer peripheral portion E of theprotective film 6 a is in close contact with the insulatingcoating 3 f, whereby the top surface central area A of thefirst electrode 3 is insulated from plasma. - Then, the gas line switching opening/
closing mechanism 11 is driven, whereby the vacuum absorption is stopped and He is applied from behind. Specifically, after the holding of thesilicon wafer 6 by thefirst electrode 3 by vacuum absorption is canceled, a helium gas for heat conduction is supplied from the Hegas supply section 14 via thesuction hole 3 c to fill the absorption holes 3 e with the helium gas. During plasma processing, thefirst electrode 3 is cooled by thecooling mechanism 10. The heat of thesilicon wafer 6 whose temperature is increased by the plasma processing is transmitted to thefirst electrode 3 via the helium gas that is a highly heat-conductive gas. In this manner, thesilicon wafer 6 can be cooled efficiently. - After a prescribed plasma processing time has elapsed and the discharge has finished, the backside He application is stopped and vacuum absorption is started again. As a result, the
silicon wafer 6 is held by thefirst electrode 3 by vacuum absorption force instead of the electrostatic absorption force that has disappeared because of the end of the plasma discharge. - Subsequently, the driving of the electrostatic absorption
DC power section 18 is stopped (i.e., the DC voltage is turned off) and an opening-to-air mechanism 9 is driven to open theprocessing room 2 to the ambient air. Then, the gas line switching opening/closing mechanism 11 is driven again to stop the vacuum absorption. Wafer blowing is performed thereafter. That is, a nitrogen gas is supplied via thesuction hole 3 c and blown out of the absorption holes 3 e, whereby thesilicon wafer 6 is detached from thefirst electrode 3. Then, theopening 1 b is opened and thesilicon wafer 6 is transported out of theprocessing room 2. Finally, the wafer blowing is stopped to complete the one cycle of plasma processing. - The shapes of the peripheral portion of the first electrode and the insulating coating are not limited to those of the above embodiment and may be changed as shown in
FIG. 7B .FIG. 7A shows, for comparison, the peripheral portion of thefirst electrode 3 and the insulatingcoating 3 f ofFIGS. 1-6 .FIG. 7B shows afirst electrode 103 and an insulating coating 103 f having modified shapes. - The modified shapes are such that the diameter D3 of the
first electrode 103 is set smaller than the diameter D2 of thefirst electrode 3 shown inFIG. 7A and that the top surface of the outer peripheral portion of thefirst electrode 103 is rounded. The insulating coating 103 f is formed in an area outside the same position as the boundary line P2 shown inFIG. 7A so as to cover the rounded outer peripheral portion and a top portion of the outer side surface of thefirst electrode 103. This structure also prevents an abnormal discharge during plasma processing as in the case ofFIG. 7A . In addition, since the insulating coating 103 f is rounded, they are not prone to cracks. - With the above structure, the diameter D3 of the
first electrode 103 can be made smaller than the diameter D2 of thefirst electrode 3 shown inFIG. 7A while the above advantages are secured; the first electrode can be made more compact for silicon wafers having the same diameter D1. This makes it possible to increase the plasma density over thesilicon wafer 6 and thereby increase the etching rate even when plasma processing performed with the same radio-frequency output power. Further, the external size B2 of avacuum chamber 101 can be made smaller than the external size B1 of thevacuum chamber 1 shown inFIG. 7A , which makes the apparatus more compact. - As described above, in the plasma processing apparatus according to the embodiment, the top surface of the
first electrode 3 that holds, by electrostatic absorption, thesilicon wafer 6 to which theprotective film 6 a is stuck as an insulating layer consists of the top surface central area A in which the conductor is exposed and the ring-shaped top surface peripheral area B that surrounds the top surface central area A and in which the conductor is covered with the insulatingcoating 3 f. - Therefore, when the
silicon wafer 6 is held by electrostatic absorption, thesilicon wafer 6 can be held by sufficient electrostatic holding force by bringing the conductor into direct contact with thesilicon wafer 6 in the top surface central area A. And the cooling efficiency can be increased by bringing theprotective film 6 a of thesilicon wafer 6 into close contact with the conductor of thefirst electrode 3. This prevents thermal damage to thesilicon wafer 6 and theprotective film 6 a, and makes it possible to realize efficient plasma processing exhibiting a high etching rate. - Further, in the above configuration, the peripheral portion of the
first electrode 3 is covered with the insulatingcoating 3 f (an abnormal discharge tends to occur between the peripheral portion and plasma in thedischarge space 2 b) and the related dimensions are set so that the inner periphery of the insulatingcoating 3 f is necessarily covered with thesilicon wafer 6. This prevents an abnormal discharge during plasma processing and thereby realize stable operation of the apparatus. - According to the invention, the top surface of the electrode for holding a substrate by electrostatic absorption consists of the top surface central area that is inside the boundary line that is distant inward by a prescribed length from the outer periphery of the substrate and in which the conductor is exposed, and the ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with the insulating coating. This structure makes it possible to hold the substrate by sufficient electrostatic holding force and to increase the cooling efficiency of the substrate by bringing the substrate into close contact with the electrode.
Claims (5)
1. A plasma processing apparatus for plasma-processing a surface of a substrate having an insulating layer on a front surface that is accommodated in a processing room, comprising:
an electrode that is a conductor and has a top surface that is greater in external size than the substrate;
cooling means for cooling the electrode;
a DC power section for applying a DC voltage to the electrode to cause the top surface of the electrode to hold the substrate by electrostatic absorption;
pressure lowering means for lowering pressure inside the processing room;
a plasma generation gas supply section for supplying a plasma generation gas to the processing room; and
a radio-frequency power section for generating plasma in the processing room by applying a radio-frequency voltage to the electrode,
wherein the top surface of the electrode has a top surface central area that is inside a boundary line that is distant inward by a prescribed length from an outer periphery of the substrate and in which the conductor is exposed, and a ring-shaped top surface peripheral area that surrounds the top surface central area and in which the conductor is covered with an insulating coating.
2. The plasma processing apparatus according to claim 1 , wherein an outer peripheral portion of the insulating layer of the substrate being held by the top surface of the electrode is in contact with the insulating coating in an area between the outer periphery and the boundary line.
3. The plasma processing apparatus according to claim 1 , comprising an insulating portion that covers an outer peripheral portion of the insulating coating in ring form.
4. The plasma processing apparatus according to claim 1 , wherein the insulating coating extends to cover part of a side surface of the electrode.
5. The plasma processing apparatus according to claim 1 , wherein the insulating coating is made of alumina.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/147,925 US20050247404A1 (en) | 2002-07-18 | 2005-06-08 | Plasma processing apparatus and plasma processing method |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-209052 | 2002-07-18 | ||
JP2002209052A JP4186536B2 (en) | 2002-07-18 | 2002-07-18 | Plasma processing equipment |
US10/621,497 US7056831B2 (en) | 2002-07-18 | 2003-07-17 | Plasma processing apparatus and plasma processing method |
US11/147,925 US20050247404A1 (en) | 2002-07-18 | 2005-06-08 | Plasma processing apparatus and plasma processing method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/621,497 Division US7056831B2 (en) | 2002-07-18 | 2003-07-17 | Plasma processing apparatus and plasma processing method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050247404A1 true US20050247404A1 (en) | 2005-11-10 |
Family
ID=30767674
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/621,497 Expired - Fee Related US7056831B2 (en) | 2002-07-18 | 2003-07-17 | Plasma processing apparatus and plasma processing method |
US11/147,925 Abandoned US20050247404A1 (en) | 2002-07-18 | 2005-06-08 | Plasma processing apparatus and plasma processing method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/621,497 Expired - Fee Related US7056831B2 (en) | 2002-07-18 | 2003-07-17 | Plasma processing apparatus and plasma processing method |
Country Status (8)
Country | Link |
---|---|
US (2) | US7056831B2 (en) |
EP (1) | EP1537596A1 (en) |
JP (1) | JP4186536B2 (en) |
KR (1) | KR100949953B1 (en) |
CN (1) | CN100429739C (en) |
AU (1) | AU2003243016A1 (en) |
TW (1) | TWI289892B (en) |
WO (1) | WO2004010456A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050051098A1 (en) * | 2003-09-05 | 2005-03-10 | Tooru Aramaki | Plasma processing apparatus |
US20070224818A1 (en) * | 2006-03-22 | 2007-09-27 | Tokyo Electron Limited | Substrate processing method and storage medium |
US20080141509A1 (en) * | 2006-12-19 | 2008-06-19 | Tokyo Electron Limited | Substrate processing system, substrate processing method, and storage medium |
TWI476810B (en) * | 2012-03-30 | 2015-03-11 | ||
CN111314838A (en) * | 2020-02-25 | 2020-06-19 | 中芯集成电路制造(绍兴)有限公司 | Detection method of MEMS microphone device |
CN112663145A (en) * | 2020-12-04 | 2021-04-16 | 通威太阳能(安徽)有限公司 | Device and method for removing LPCVD polysilicon coil plating |
Families Citing this family (260)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100455430B1 (en) * | 2002-03-29 | 2004-11-06 | 주식회사 엘지이아이 | Cooling apparatus for surface treatment device of heat exchanger and manufacturing method thereof |
JP3992018B2 (en) * | 2003-07-23 | 2007-10-17 | 松下電器産業株式会社 | Plasma processing equipment |
JP3894562B2 (en) * | 2003-10-01 | 2007-03-22 | キヤノン株式会社 | Substrate adsorption apparatus, exposure apparatus, and device manufacturing method |
KR100727469B1 (en) | 2005-08-09 | 2007-06-13 | 세메스 주식회사 | etching system for plasma |
JP4674512B2 (en) * | 2005-09-12 | 2011-04-20 | パナソニック株式会社 | Plasma processing equipment |
JP4508054B2 (en) * | 2005-09-12 | 2010-07-21 | パナソニック株式会社 | Method for manufacturing electrode member |
US20070212816A1 (en) * | 2006-03-08 | 2007-09-13 | Tokyo Electron Limited | Substrate processing system |
JP4771845B2 (en) * | 2006-03-22 | 2011-09-14 | 東京エレクトロン株式会社 | Substrate processing method and storage medium |
JP2008192642A (en) * | 2007-01-31 | 2008-08-21 | Tokyo Electron Ltd | Substrate processing apparatus |
US8673080B2 (en) * | 2007-10-16 | 2014-03-18 | Novellus Systems, Inc. | Temperature controlled showerhead |
JP5420562B2 (en) * | 2007-12-13 | 2014-02-19 | ラム リサーチ コーポレーション | Detection apparatus and method for detecting plasma unconfined events |
US8252114B2 (en) * | 2008-03-28 | 2012-08-28 | Tokyo Electron Limited | Gas distribution system and method for distributing process gas in a processing system |
US20100018463A1 (en) * | 2008-07-24 | 2010-01-28 | Chen-Hua Yu | Plural Gas Distribution System |
KR101286545B1 (en) | 2008-09-23 | 2013-07-17 | 엘지디스플레이 주식회사 | Washing device |
JP5075793B2 (en) * | 2008-11-06 | 2012-11-21 | 東京エレクトロン株式会社 | Movable gas introduction structure and substrate processing apparatus |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
JP5432686B2 (en) * | 2009-12-03 | 2014-03-05 | 東京エレクトロン株式会社 | Plasma processing equipment |
US9034142B2 (en) * | 2009-12-18 | 2015-05-19 | Novellus Systems, Inc. | Temperature controlled showerhead for high temperature operations |
JP5567392B2 (en) * | 2010-05-25 | 2014-08-06 | 東京エレクトロン株式会社 | Plasma processing equipment |
CN106884157B (en) | 2011-03-04 | 2019-06-21 | 诺发系统公司 | Mixed type ceramic showerhead |
JP5902896B2 (en) * | 2011-07-08 | 2016-04-13 | 東京エレクトロン株式会社 | Substrate processing equipment |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
US8980767B2 (en) * | 2012-01-13 | 2015-03-17 | Applied Materials, Inc. | Methods and apparatus for processing a substrate |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US10727092B2 (en) * | 2012-10-17 | 2020-07-28 | Applied Materials, Inc. | Heated substrate support ring |
JP5886821B2 (en) | 2013-01-04 | 2016-03-16 | ピーエスケー インコーポレイテッド | Substrate processing apparatus and method |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
US10741365B2 (en) | 2014-05-05 | 2020-08-11 | Lam Research Corporation | Low volume showerhead with porous baffle |
JP6225837B2 (en) * | 2014-06-04 | 2017-11-08 | 東京エレクトロン株式会社 | Film forming apparatus, film forming method, storage medium |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
JP6380094B2 (en) * | 2014-12-26 | 2018-08-29 | 東京エレクトロン株式会社 | Mounting table and plasma processing apparatus |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10378107B2 (en) | 2015-05-22 | 2019-08-13 | Lam Research Corporation | Low volume showerhead with faceplate holes for improved flow uniformity |
US10023959B2 (en) | 2015-05-26 | 2018-07-17 | Lam Research Corporation | Anti-transient showerhead |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US10358721B2 (en) | 2015-10-22 | 2019-07-23 | Asm Ip Holding B.V. | Semiconductor manufacturing system including deposition apparatus |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
CN109219863B (en) * | 2016-06-03 | 2021-02-09 | 应用材料公司 | Substrate distance monitoring |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
KR102532607B1 (en) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and method of operating the same |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
KR102406136B1 (en) * | 2016-11-29 | 2022-06-10 | 스미토모덴키고교가부시키가이샤 | wafer holder |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
KR20180070971A (en) * | 2016-12-19 | 2018-06-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11390950B2 (en) | 2017-01-10 | 2022-07-19 | Asm Ip Holding B.V. | Reactor system and method to reduce residue buildup during a film deposition process |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
KR102457289B1 (en) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10886123B2 (en) | 2017-06-02 | 2021-01-05 | Asm Ip Holding B.V. | Methods for forming low temperature semiconductor layers and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
KR102491945B1 (en) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
KR102630301B1 (en) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
US11639811B2 (en) | 2017-11-27 | 2023-05-02 | Asm Ip Holding B.V. | Apparatus including a clean mini environment |
CN111316417B (en) | 2017-11-27 | 2023-12-22 | 阿斯莫Ip控股公司 | Storage device for storing wafer cassettes for use with batch ovens |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
TW202325889A (en) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
CN111630203A (en) | 2018-01-19 | 2020-09-04 | Asm Ip私人控股有限公司 | Method for depositing gap filling layer by plasma auxiliary deposition |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
CN116732497A (en) | 2018-02-14 | 2023-09-12 | Asm Ip私人控股有限公司 | Method for depositing ruthenium-containing films on substrates by cyclical deposition processes |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
KR102501472B1 (en) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method |
TWI811348B (en) | 2018-05-08 | 2023-08-11 | 荷蘭商Asm 智慧財產控股公司 | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
TW202349473A (en) | 2018-05-11 | 2023-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
TW202013553A (en) | 2018-06-04 | 2020-04-01 | 荷蘭商Asm 智慧財產控股公司 | Wafer handling chamber with moisture reduction |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
WO2020002995A1 (en) | 2018-06-27 | 2020-01-02 | Asm Ip Holding B.V. | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
KR20210027265A (en) | 2018-06-27 | 2021-03-10 | 에이에스엠 아이피 홀딩 비.브이. | Periodic deposition method for forming metal-containing material and film and structure comprising metal-containing material |
KR20200002519A (en) | 2018-06-29 | 2020-01-08 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR20200030162A (en) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN109087840B (en) * | 2018-09-27 | 2023-11-07 | 中山市博顿光电科技有限公司 | Water-cooled radio frequency neutralizer |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (en) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming device structure, structure formed by the method and system for performing the method |
TWI819180B (en) | 2019-01-17 | 2023-10-21 | 荷蘭商Asm 智慧財產控股公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
CN111524788B (en) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | Method for topologically selective film formation of silicon oxide |
KR102638425B1 (en) | 2019-02-20 | 2024-02-21 | 에이에스엠 아이피 홀딩 비.브이. | Method and apparatus for filling a recess formed within a substrate surface |
TW202104632A (en) | 2019-02-20 | 2021-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Cyclical deposition method and apparatus for filling a recess formed within a substrate surface |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
KR20200102357A (en) | 2019-02-20 | 2020-08-31 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for plug fill deposition in 3-d nand applications |
TW202100794A (en) | 2019-02-22 | 2021-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing apparatus and method for processing substrate |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
US11742198B2 (en) | 2019-03-08 | 2023-08-29 | Asm Ip Holding B.V. | Structure including SiOCN layer and method of forming same |
KR20200108243A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Structure Including SiOC Layer and Method of Forming Same |
KR20200116033A (en) | 2019-03-28 | 2020-10-08 | 에이에스엠 아이피 홀딩 비.브이. | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
KR20200123380A (en) | 2019-04-19 | 2020-10-29 | 에이에스엠 아이피 홀딩 비.브이. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP2021015791A (en) | 2019-07-09 | 2021-02-12 | エーエスエム アイピー ホールディング ビー.ブイ. | Plasma device and substrate processing method using coaxial waveguide |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
TW202121506A (en) | 2019-07-19 | 2021-06-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming topology-controlled amorphous carbon polymer film |
CN112309843A (en) | 2019-07-29 | 2021-02-02 | Asm Ip私人控股有限公司 | Selective deposition method for achieving high dopant doping |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
KR20210018759A (en) | 2019-08-05 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | Liquid level sensor for a chemical source vessel |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
TW202129060A (en) | 2019-10-08 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | Substrate processing device, and substrate processing method |
TW202115273A (en) | 2019-10-10 | 2021-04-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming a photoresist underlayer and structure including same |
KR20210045930A (en) | 2019-10-16 | 2021-04-27 | 에이에스엠 아이피 홀딩 비.브이. | Method of Topology-Selective Film Formation of Silicon Oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11450529B2 (en) | 2019-11-26 | 2022-09-20 | Asm Ip Holding B.V. | Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP2021090042A (en) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
TW202125596A (en) | 2019-12-17 | 2021-07-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming vanadium nitride layer and structure including the vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210095050A (en) | 2020-01-20 | 2021-07-30 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
TW202146882A (en) | 2020-02-04 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
TW202146715A (en) | 2020-02-17 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for growing phosphorous-doped silicon layer and system of the same |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
US11876356B2 (en) | 2020-03-11 | 2024-01-16 | Asm Ip Holding B.V. | Lockout tagout assembly and system and method of using same |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
KR20210132576A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming vanadium nitride-containing layer and structure comprising the same |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
KR20210132605A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Vertical batch furnace assembly comprising a cooling gas supply |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
KR20210143653A (en) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
KR20220010438A (en) | 2020-07-17 | 2022-01-25 | 에이에스엠 아이피 홀딩 비.브이. | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
KR20220027026A (en) | 2020-08-26 | 2022-03-07 | 에이에스엠 아이피 홀딩 비.브이. | Method and system for forming metal silicon oxide and metal silicon oxynitride |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
TW202217037A (en) | 2020-10-22 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
KR20220076343A (en) | 2020-11-30 | 2022-06-08 | 에이에스엠 아이피 홀딩 비.브이. | an injector configured for arrangement within a reaction chamber of a substrate processing apparatus |
CN114639631A (en) | 2020-12-16 | 2022-06-17 | Asm Ip私人控股有限公司 | Fixing device for measuring jumping and swinging |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4565601A (en) * | 1983-09-12 | 1986-01-21 | Hitachi, Ltd. | Method and apparatus for controlling sample temperature |
US5542559A (en) * | 1993-02-16 | 1996-08-06 | Tokyo Electron Kabushiki Kaisha | Plasma treatment apparatus |
US5792376A (en) * | 1995-01-06 | 1998-08-11 | Kabushiki Kaisha Toshiba | Plasma processing apparatus and plasma processing method |
US5847918A (en) * | 1995-09-29 | 1998-12-08 | Lam Research Corporation | Electrostatic clamping method and apparatus for dielectric workpieces in vacuum processors |
US6254683B1 (en) * | 1998-05-20 | 2001-07-03 | Matsushita Electric Industrial Co., Ltd. | Substrate temperature control method and device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0845911A (en) * | 1994-07-29 | 1996-02-16 | Nippon Steel Corp | Electrode for plasma treatment device |
JPH08186100A (en) * | 1995-01-06 | 1996-07-16 | Toshiba Corp | Plasma treatment device and plasma treatment method |
TW403959B (en) * | 1996-11-27 | 2000-09-01 | Hitachi Ltd | Plasma treatment device |
JP2000173982A (en) | 1998-12-01 | 2000-06-23 | Matsushita Electric Ind Co Ltd | Plasma treating apparatus and method thereof |
JP3814431B2 (en) * | 1998-12-03 | 2006-08-30 | 松下電器産業株式会社 | Manufacturing method of semiconductor device |
JP3531612B2 (en) | 2000-01-26 | 2004-05-31 | 松下電器産業株式会社 | Workpiece plasma treatment method |
JP3671854B2 (en) | 2001-04-05 | 2005-07-13 | 松下電器産業株式会社 | Surface treatment method for silicon substrate |
US6884717B1 (en) * | 2002-01-03 | 2005-04-26 | The United States Of America As Represented By The Secretary Of The Air Force | Stiffened backside fabrication for microwave radio frequency wafers |
-
2002
- 2002-07-18 JP JP2002209052A patent/JP4186536B2/en not_active Expired - Fee Related
-
2003
- 2003-07-14 AU AU2003243016A patent/AU2003243016A1/en not_active Abandoned
- 2003-07-14 KR KR1020057000947A patent/KR100949953B1/en not_active IP Right Cessation
- 2003-07-14 EP EP03765292A patent/EP1537596A1/en not_active Withdrawn
- 2003-07-14 CN CNB038170442A patent/CN100429739C/en not_active Expired - Fee Related
- 2003-07-14 WO PCT/JP2003/008930 patent/WO2004010456A1/en active Application Filing
- 2003-07-17 US US10/621,497 patent/US7056831B2/en not_active Expired - Fee Related
- 2003-07-18 TW TW092119656A patent/TWI289892B/en not_active IP Right Cessation
-
2005
- 2005-06-08 US US11/147,925 patent/US20050247404A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4565601A (en) * | 1983-09-12 | 1986-01-21 | Hitachi, Ltd. | Method and apparatus for controlling sample temperature |
US5542559A (en) * | 1993-02-16 | 1996-08-06 | Tokyo Electron Kabushiki Kaisha | Plasma treatment apparatus |
US5792376A (en) * | 1995-01-06 | 1998-08-11 | Kabushiki Kaisha Toshiba | Plasma processing apparatus and plasma processing method |
US5847918A (en) * | 1995-09-29 | 1998-12-08 | Lam Research Corporation | Electrostatic clamping method and apparatus for dielectric workpieces in vacuum processors |
US6254683B1 (en) * | 1998-05-20 | 2001-07-03 | Matsushita Electric Industrial Co., Ltd. | Substrate temperature control method and device |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050051098A1 (en) * | 2003-09-05 | 2005-03-10 | Tooru Aramaki | Plasma processing apparatus |
US20080121344A1 (en) * | 2003-09-05 | 2008-05-29 | Tooru Aramaki | Plasma processing apparatus |
US20070224818A1 (en) * | 2006-03-22 | 2007-09-27 | Tokyo Electron Limited | Substrate processing method and storage medium |
US7985699B2 (en) | 2006-03-22 | 2011-07-26 | Tokyo Electron Limited | Substrate processing method and storage medium |
US20080141509A1 (en) * | 2006-12-19 | 2008-06-19 | Tokyo Electron Limited | Substrate processing system, substrate processing method, and storage medium |
TWI476810B (en) * | 2012-03-30 | 2015-03-11 | ||
CN111314838A (en) * | 2020-02-25 | 2020-06-19 | 中芯集成电路制造(绍兴)有限公司 | Detection method of MEMS microphone device |
CN112663145A (en) * | 2020-12-04 | 2021-04-16 | 通威太阳能(安徽)有限公司 | Device and method for removing LPCVD polysilicon coil plating |
Also Published As
Publication number | Publication date |
---|---|
US20040050496A1 (en) | 2004-03-18 |
CN100429739C (en) | 2008-10-29 |
JP2004055703A (en) | 2004-02-19 |
KR20050025621A (en) | 2005-03-14 |
TW200403752A (en) | 2004-03-01 |
KR100949953B1 (en) | 2010-03-30 |
CN1669109A (en) | 2005-09-14 |
TWI289892B (en) | 2007-11-11 |
JP4186536B2 (en) | 2008-11-26 |
US7056831B2 (en) | 2006-06-06 |
EP1537596A1 (en) | 2005-06-08 |
WO2004010456A1 (en) | 2004-01-29 |
AU2003243016A1 (en) | 2004-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7056831B2 (en) | Plasma processing apparatus and plasma processing method | |
KR101812646B1 (en) | Plasma processing apparatus and method of manufacturing semiconductor device | |
US6024827A (en) | Plasma processing apparatus | |
US5868848A (en) | Plasma processing apparatus | |
US20060037702A1 (en) | Plasma processing apparatus | |
JPH05121333A (en) | Plasma processing system | |
KR100188455B1 (en) | Drying etching method | |
JPH06349938A (en) | Vacuum processing device | |
JP3231202B2 (en) | Plasma processing equipment | |
JP2580791B2 (en) | Vacuum processing equipment | |
JPH0670984B2 (en) | Sample temperature control method and apparatus | |
JP2003068710A (en) | Component cooling system and plasma treatment apparatus | |
JP3695429B2 (en) | Plasma processing equipment | |
JP3173692B2 (en) | Plasma processing method | |
JP2626618B2 (en) | Sample holding method for vacuum processing equipment | |
JP2726410B2 (en) | Electrostatic attraction electrode | |
KR102217452B1 (en) | Apparatus for controlling temperature of top module and system for treating substrate with the apparatus | |
JP2953688B2 (en) | Sample temperature control method | |
KR102650167B1 (en) | electrostatic chuck and plasma processing apparatus including the same | |
JPH07147272A (en) | Processing system | |
JP2636781B2 (en) | Vacuum processing method | |
KR20230142237A (en) | Substrate supporting unit and substrate processing apparatus | |
JP2963227B2 (en) | Plasma processing equipment | |
JP2636782B2 (en) | Control method of heat transfer gas for sample temperature control | |
JP2626618C (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |