US20050226114A1 - Method and apparatus for generating absolute time in pregroove data - Google Patents

Method and apparatus for generating absolute time in pregroove data Download PDF

Info

Publication number
US20050226114A1
US20050226114A1 US10/907,399 US90739905A US2005226114A1 US 20050226114 A1 US20050226114 A1 US 20050226114A1 US 90739905 A US90739905 A US 90739905A US 2005226114 A1 US2005226114 A1 US 2005226114A1
Authority
US
United States
Prior art keywords
signal
data
period
atip
logic level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/907,399
Inventor
Stanley Liow
Kobe Chou
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tian Holdings LLC
Original Assignee
VIA Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to TW093108817A priority Critical patent/TWI270867B/en
Priority to TW93108817 priority
Application filed by VIA Technologies Inc filed Critical VIA Technologies Inc
Assigned to VIA TECHNOLOGIES, INC. reassignment VIA TECHNOLOGIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOU, KOBE, LIOW, STANLEY
Publication of US20050226114A1 publication Critical patent/US20050226114A1/en
Assigned to TIAN HOLDINGS, LLC reassignment TIAN HOLDINGS, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VIA TECHNOLOGIES, INC.
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B7/00Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
    • G11B7/004Recording, reproducing or erasing methods; Read, write or erase circuits therefor
    • G11B7/005Reproducing
    • G11B7/0053Reproducing non-user data, e.g. wobbled address, prepits, BCA
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/12Formatting, e.g. arrangement of data block or words on the record carriers
    • G11B2020/1264Formatting, e.g. arrangement of data block or words on the record carriers wherein the formatting concerns a specific kind of data
    • G11B2020/1265Control data, system data or management information, i.e. data used to access or process user data
    • G11B2020/1267Address data
    • G11B2020/1269Absolute time in pregroove [ATIP] information

Abstract

An apparatus and a method for generating an ATIP data are provided. The apparatus, based on a wobble signal generated by reading a re-writable compact disc, generates an ATIP data; the apparatus includes: a frequency demodulator for demodulating the wobble signal to generate an original ATIP data signal; an ATIP clock generating circuit for generating an ATIP clock signal based on the wobble signal; and a data generating circuit, coupled to the frequency demodulator and the ATIP clock generating circuit, for generating the ATIP data based on the number of the original ATIP data signal at a first logic level during one period of the ATIP clock signal. This apparatus uses the number of the original ATIP data signal at a first logic level during one period of the ATIP clock signal and the bi-phase rule to precisely generate the ATIP data.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims the priority benefit of Taiwan application Ser. No. 93108817, filed on Mar. 31, 2005. All disclosure of the Taiwan application is incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention generally relates to a method of generating absolute time in pregroove (ATIP) data, and more particularly to a method of generating ATIP data based on an original ATIP data signal generated by a wobble signal and an ATIP clock signal.
  • 2. Description of Related Art
  • During the manufacture of the re-writable compact disk (CD), a shallow groove will be made from the center of the CD toward the outer circumference in spiral way. This groove is so-called pregroove. This pregroove is not a perfect spiral but a little wobbling. Generally, in a CD made by die-casting, each sector includes the timing-related data to control the spin speed of the CD-ROM drive in order to accurately read the data on the CD. A CD-RW drive must have some ways to introduce the laser for recording the data toward the outer circumference in proper sequence and to control the spin speed. That is what the wobbling pregroove is for—to provide the tracking and timing data, which are so-called ATIP data.
  • The wobbling shape of the pregroove is similar to a sinusoid. The track excursion ranges within 0.03 um deviation of the tracking center. This range is 1/1000 of the wavelength of the pregroove. That's why it is called “wobbling”. Although the pregroove is almost invisible, the optical driving device of the CD-RW drive can detect it. This pregroove will introduce the laser beam of the CD-RW drive and provide the timing-related data, which are so-called ATIP data. The ATIP data can make the speed of the CD-RW stable during the writing process. That is, the optical driving device of the CD-RW drive can detect the pregroove and receive a wobble signal, then generates ATIP data to obtain the timing-related information.
  • Therefore, how to effectively read the wobble signal from the CD-RW and to effectively obtain the ATIP data from the wobble signal is an important issue in CD-RW application.
  • SUMMARY OF THE INVENTION
  • The present invention is directed to an apparatus for generating ATIP data by generating the ATIP clock signal to precisely generate the ATIP data.
  • The present invention is also directed to a method of generating ATIP data by generating the ATIP clock signal to precisely generate the ATIP data.
  • The present invention is directed to a method of generating ATIP data by using the bi-phase rule to generate the ATIP data when the ATIP data matches a synchronization pattern.
  • According to an embodiment of the present invention, the apparatus for generating an ATIP data is based on a wobble signal generated by reading a re-writable compact disc for generating an ATIP data. The apparatus comprises a frequency demodulator for demodulating the wobble signal to generate an original ATIP data signal (ATIPORG signal); an ATIP clock generating circuit for generating an ATIP clock signal (ATIPCLK signal) based on the wobble signal; and an ATIP data generating circuit, coupled to the frequency demodulator and the ATIP clock generating circuit, for generating the ATIP data based on the number of the ATIPORG signal at a first logic level during one period of the ATIPCLK signal.
  • In an embodiment of the present invention, the ATIP clock generating circuit includes: a counter for counting the wobble signal to generate the ATIPCLK signal to the ATIP data generating circuit and setting the period of the ATIPCLK signal to be 3.5 periods of the wobble signal; and an alignment signal generating circuit for detecting the ATIPORG signal, when the ATIPORG signal is kept at a same status within a predetermined period of time, the alignment signal generating circuit generates an alignment signal to align the ATIPCLK to the wobble signal with a status transition.
  • In an embodiment of the present invention, the frequency demodulator further comprises: a high frequency (HF) counter, for receiving the wobble signal and generating a plurality of counting data (FMPRD data) in each half-period of the wobble signal; and a low pass filter (LPF), for receiving the FMPRD data and filtering an average of half-period of the wobble signal; wherein the frequency demodulator subtracts the average of half-period of the wobble signal from the FMPRD data to obtain a plurality of differential data (PRDDIFF data), and the ATIPORG signal is determined by the PRDDIFF data in each half-period of the wobble signal: the ATIPORG signal is asserted to the first logic level when the PRDDIFF data in half-period of the wobble signal is positive or zero; and the ATIPORG signal is de-asserting to a second logic level when the PRDDIFF data in half-period of the wobble signal is negative.
  • In an embodiment of the present invention, the step of generating the ATIP data signal includes: demodulating a wobble signal to generate an original ATIP data signal (ATIPORG signal) and a plurality of differential data (PRDDIFF data), wherein the wobble signal is generated by reading a re-writable compact disc; generating an ATIP clock signal (ATIPCLK signal) based on the wobble signal; and counting the number of the ATIPORG signal at a first logic level during one period of the ATIPCLK signal.
  • In an embodiment of the present invention, the step of generating the ATIP data signal by using one predetermined threshold further includes: comparing the number of the ATIPORG signal at the first logic level with a predetermined threshold; asserting the ATIP data to the first logic level when the number of the ATIPORG signal at the first logic level is larger than or equal to the predetermined threshold; and de-asserting the ATIP data to a second logic level when the number of the ATIPORG signal at the first logic level is smaller than the predetermined threshold.
  • In an embodiment of the present invention, the step of generating the ATIP data signal by using two predetermined threshold further includes: adding all PRDDIFF data within the period of the ATIPCLK signal to obtain the adding data; comparing the number of the ATIPORG signal at the first logic level with a first predetermined threshold and a second predetermined threshold, and the first predetermined threshold is larger than the second predetermined threshold; asserting the ATIP data to the first logic level when the number of the ATIPORG signal at the first logic level is larger than the first predetermined threshold; and de-asserting the ATIP data to a second logic level when the number of the ATIPORG signal at the first logic level is smaller than the second predetermined threshold; when the number of the ATIPORG signal at the first logic level is between the first and the second predetermined thresholds: asserting the ATIP data to the first logic level when the adding data is positive; and de-asserting the ATIP data to the second logic level when the adding data is negative.
  • In an embodiment of the present invention, the step of demodulating the wobble signal to generate the ATIPORG signal further comprises: receiving the wobble signal and generating a plurality of counting data (FMPRD data) in each half-period of the wobble signal; filtering an average of half-period of the wobble signal from the FMPRD data; subtracting an average of a half-period of the wobble signal from the FMPRD data to obtain a plurality of differential data (PRDDIFF data) in each half-period of the wobble signal; and generating the ATIPORG signal based on the PRDDIFF data.
  • In an embodiment of the present invention, the step of generating the ATIPORG signal based on the PRDDIFF data comprises: asserting the ATIPORG signal at the first logic level when the PRDDIFF data is positive or zero; and asserting the ATIPORG signal at the second logic level when the PRDDIFF data is negative.
  • In an embodiment of the present invention, the step of generating the ATIPCLK signal based on the wobble signal comprises: counting the wobble signal to generate the ATIPCLK signal, the period of the ATIPCLK signal being 3.5 periods of the wobble signal; and aligning the ATIPCLK signal to the wobble signal with a status transition when the ATIPORG signal is kept at a same status within a predetermined period of time; wherein the predetermined period of time is an integral multiple of 3.5 periods of the wobble signal.
  • In an embodiment of the present invention, wherein the wobble signal is digitalized and processed by a de-glitch process.
  • In an embodiment of the present invention, the step of generating the ATIP data by using the bi-phase rule to generate the ATIP data when the ATIP data matches a synchronization pattern comprises: demodulating a wobble signal to generate an original ATIP data signal (ATIPORG signal) and a plurality of differential data (PRDDIFF data), wherein the wobble signal is generated by reading a re-writable compact disc; generating an ATIP clock signal (ATIPCLK signal) based on the wobble signal; defining the next period of the ATIPCLK signal to be a first period when a portion of the generated ATIP data matches a synchronization pattern (sync pattern); and generating an ATIP data based on the number of the ATIPORG signal at the first logic level corresponding to a 2Nth period of the ATIPCLK signal and the number of the ATIPORG signal at the first logic level corresponding to a 2N+1st period of the ATIPCLK signal, wherein N is a positive integer.
  • In an embodiment of the present invention, the step of generating the ATIP data further comprises: counting the number W1 of the ATIPORG signal at the first logic level, corresponding to the 2Nth period of the ATIPCLK signal; counting the number W2 of the ATIPORG signal at the first logic level, corresponding to the 2N+1st period of the ATIPCLK signal; adding the PRDDIFF data in the 2Nth period of the ATIPCLK signal to obtain an adding data S1; adding the PRDDIFF data in the 2N+1st period of the ATIPCLK signal to obtain an adding data S2; and determining the period of the ATIPCLK signal of the ATIP data is 2Nth period or 2N+1st period.
  • In an embodiment of the present invention, the step of generating the ATIP data further comprises: making the ATIP data be inverse of preceding period of the ATIPCLK signal when the period of the ATIPCLK signal is 2N+1st period; and comparing the number W1 and W2 when the period of the ATIPCLK signal is 2Nth period.
  • In an embodiment of the present invention, the step of generating the ATIP data further comprises: asserting the ATIP data to the first logic level when W1>W2; de-asserting the ATIP data to a second logic level when W1<W2; and comparing the adding data S1 and S2 when W1=W2.
  • In an embodiment of the present invention, the step of generating the ATIP data further comprises: asserting the ATIP data to the first logic level when S1>=S2; and de-asserting the ATIP data to the second logic level when S1<S2.
  • In light of the above, the present invention uses the status of the ATIPORG signal corresponding to the ATIPCLK signal and the bi-phase rule to precisely generate the ATIP data.
  • The above is a brief description of some deficiencies in the prior art and advantages of the present invention. Other features, advantages and embodiments of the invention will be apparent to those skilled in the art from the following description, accompanying drawings and appended claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is the block diagram of an apparatus for generating ATIP data in accordance with an embodiment of the present invention.
  • FIG. 2 is a timing sequence for generating the ATIP data in accordance with an embodiment of the present invention.
  • FIG. 3 is a timing sequence of an alignment signal in accordance with an embodiment of the present invention.
  • FIG. 4 is a timing sequence of generating an original ATIP data.
  • FIG. 5A is a flow chart of a method of generating ATIP data by using one predetermined threshold in accordance with an embodiment of the present invention.
  • FIG. 5B is a flow chart of a method of generating ATIP data by using two predetermined thresholds in accordance with an embodiment of the present invention.
  • FIG. 6 is a synchronization pattern in accordance with an embodiment of the present invention.
  • FIG. 7 is a flow chart of a method of generating ATIP data in accordance with an embodiment of the present invention by using the bi-phase rule.
  • FIG. 8 is a timing sequence of generating an ATIP data in accordance with an embodiment of the present invention by using the bi-phase rule.
  • FIG. 9 is a block diagram of the frequency demodulator.
  • DESCRIPTION OF THE EMBODIMENTS
  • Please reference to FIG. 1, which is the block diagram of an apparatus for generating ATIP data in accordance with an embodiment of the present invention. Generally, an optical driving device of the CD-RW drive detects pregrooves on an optical disc when processing recording the disc. At the mean time, the optical drive receives a wobble signal, which is a sinusoid. The optical drive need to generate an ATIP data from the wobble signal to obtain timing-related information from the disc. The wobble signal is a frequency-modulated signal. Please reference to FIG. 4, which is a timing sequence for generating the digital wobble signal by a comparing unit 102 in FIG. 1. To further illustrate how the digital wobble signal is generated so that one skilled in the art can easily understand, the relationship between the wobble signal and the digital wobble signal is little exaggeratedly illustrated in FIG. 4. Referring FIG. 4, because the wobble signal is frequency-modulated, the period of the wobble signal would vary. As a practical matter, the variation of the wobble signal is almost indistinguishable. When the comparing unit 102 receives the wobble signal, the comparing unit 102 compares the period of the wobble signal with an average half-period of the wobble signal. For example, during the time T0 to T1, the period of the wobble signal is larger than the average half-period of the wobble signal, so the digital wobble signal is at high logic level; during the time T1 to T2, the period of the wobble signal is smaller than the average half-period of the wobble signal, so the digital wobble signal is at low logic level. The wobble signal usually has some noise on it, so a de-glitch circuit 101 is for eliminating the glitches of the digital wobble signal and generating a de-glitch wobble signal (DEWBL signal). In practice, the DEWBL signal is illustrated in FIG. 2, the variation of the period of the DEWBL signal is very limited.
  • Since the wobble signal is a frequency-modulated signal, so it needs to be de-modulated by a frequency modulator. Please reference to FIGS. 1, 2 and 9, and FIG. 9 is the block diagram of a frequency demodulator 103 shown in FIG. 1. In this embodiment, a high frequency (HF) counter 901 receives the DEWBL signal and generates a plurality of counting data (FMPRD data) in each half-period of the DEWBL signal. Then, the FMPRD data are transferred to a low pass filter (LPF) 903 for filtering an average of half-period of the DEWBL signal. The average of half-period of the DEWBL signal is subtracted from the FMPRD data to generate a plurality of differential data (PRDDIFF data) in each half-period of the DEWBL signal. The PRDDIFF data are transferred to an ATIP data generating circuit 105, see in FIG. 1. In addition, the frequency demodulator 103 generates the original ATIP data signal (ATIPORG signal) which is determined by the PRDDIFF data in each half-period of the DEWBL signal. If the PRDDIFF data in half-period of the DEWBL signal is positive or zero, the ATIPORG signal is at high logic level; if the PRDDIFF data in half-period of the DEWBL signal is negative, the ATIPORG signal is at low logic level, see in FIG. 2. The ATIPORG signal is also transferred to the ATIP data generating circuit 105.
  • The apparatus in FIG. 1 further includes an ATIP clock generating circuit 110 for generating an ATIP clock signal (ATIPCLK signal) based on the DEWBL signal and for transferring the ATIPCLK signal to the ATIP data generating circuit 105. The ATIP clock generating circuit 110 includes a counting circuit 112 and an alignment signal generating circuit 114. The counting circuit 112 receives the DEWBL signal and counts the clock period of the DEWBL signal. When the DEWBL signal oscillates 3.5 periods, the counting circuit 112 generates a period of ATIPCLK signal. That is, a period of ATIPCLK signal is generated in every 3.5 period of the DEWBL signal. The design of the ATIP clock generating circuit 110 is in order to meet the compact disc specification. The compact disc specification defines that 1-bit ATIP data is generated in every 3.5 period of the wobble signal. That's the reason why the ATIP clock generating circuit 110 is designed in this way. As for the alignment signal generating circuit 114, which is for aligning the ATIPCLK signal with the DEWBL signal in long time duration to ensure the ATIP data generated from ATIP data generating circuit 105 is accurate based on the ATIPCLK signal. The alignment signal generating circuit 114 receives the ATIPORG signal and the DEWBL signal, and monitors the ATIPORG signal. When the ATIPORG signal is kept at the same logic level in a predetermined time period, the alignment signal generating circuit 114 generates an alignment signal (ALIGN signal) as shown in FIG. 3. FIG. 3 is a timing sequence of an alignment signal in accordance with an embodiment of the present invention. Referring to FIG. 1 and FIG. 3, in this embodiment, during the seven consecutive periods of the DEWBL signal (time T1 through time T2), because the ATIPORG signal is kept at low logic level, the ALIGN signal is generated at time T2 and is sent to the counting circuit 112 so that the ATIPORG signal is aligned with the DEWBL signal at time T2 (at time T2 the ATIPCLK signal makes a transition).
  • Referring to FIG. 1, the ATIP data generating circuit 105 is coupled to the frequency demodulator 103 and the ATIP clock generating circuit 110. The ATIP data generating circuit 105 also receives the PRDDIFF data, the ATIPORG signal and the ATIPCLK signal, and also generates the ATIP data based on the ATIPORG signal and the ATIPCLK signal. As above mentioned, the compact disc specification defines that 1-bit ATIP data is generated in every 3.5 period of the wobble signal. Please see FIG. 2, an ATIPCLK signal is generated in time T0 to T1 (3.5 period of the de-glitch wobble signal), but the ATIPORG signal is at high logic level when the PRDDIFF data is positive or zero, the ATIPORG signal is at low logic level when the PRDDIFF data is negative, so 1-bit ATIP data in time T0 to T1 is hard to decide to be at high logic level or low logic level. There are two ways provided in the present invention to generate the 1-bit ATIP data in every 3.5 period of the DEWBL signal.
  • Method 1
  • FIG. 5A is a flow chart of the method of generating ATIP data using one predetermined threshold in accordance with an embodiment of the present invention. In FIG. 5A, the method includes demodulating a de-glitch wobble signal (DEWBL signal) to generate an original ATIP data signal (ATIPORG signal) and a plurality of differential data (PRDDIFF data) (S501), and then generating an ATIP clock signal (ATIPCLK signal) based on the DEWBL signal (S503). One period of the ATIPCLK signal is generated in every 3.5 period of the DEWBL signal.
  • Referring to FIG. 1 and FIG. 5A, when the ATIP data generating circuit 105 receives the ATIPORG signal and the ATIPCLK signal, then generates the ATIP data by counting the number of the ATIPORG signal at high logic level (low logic level) during one period of the ATIPCLK signal (S512). For example, the ATIPORG signal in time T0 to T1 in FIG. 2, the number of the ATIPORG signal at high logic level is 5 (corresponding to +1, +3, +4, +1, +2), and the number of the ATIPORG signal at low logic level is 2 (corresponding to −1, −2). Next, comparing the number of the ATIPORG signal at high logic level (low logic level) with a predetermined threshold THR1 (S514), for example, THR1 is 4. If the number of the ATIPORG signal at high logic level (low logic level) is larger than or equal to THR1, the ATIP data is asserted (de-asserted) to high logic level (low logic level) (S516); if the number of the ATIPORG signal at high logic level (low logic level) is smaller than THR1, the ATIP data is de-asserted (asserted) to low logic level (high logic level) (S518). In above mentioned example, the number of the ATIPORG signal at high logic level is 5, which is larger than the predetermined threshold 4, so the 1-bit ATIP data in time T0 to T1 is asserted to high logic level. Above described case is for only one threshold to generate the ATIP data.
  • Two thresholds are provided to be used in the present invention. Please reference to FIG. 5B, which is a flow chart of a method of generating ATIP data in using two predetermined thresholds in accordance with an embodiment of the present invention. Similarly, the method includes demodulating a DEWBL signal to generate an ATIPORG signal and PRDDIFF data (S501), and then generating an ATIPCLK signal based on the DEWBL signal (S503). One period of the ATIPCLK signal is generated in every 3.5 period of the DEWBL signal. Referring to FIG. 1 and FIG. 5B, when the ATIP data generating circuit 105 receives the ATIPORG signal and the ATIPCLK signal, then generates the ATIP data by counting the number of the ATIPORG signal at high logic level (low logic level) during one period of the ATIPCLK signal (S512). For example, the ATIPORG signal in time T1 to T2 in FIG. 2, the number of the ATIPORG signal at high logic level is 4 (corresponding to +1, +1, +2, +1), and the number of the ATIPORG signal at low logic level is 3 (corresponding to −4, −3, −2). Then, all PRDDIFF data are added within the period of the ATIPCLK signal to obtain the adding data S (S523). For example, the adding data S added within the time T1 to T2 is 4. Next, comparing the number of the ATIPORG signal at high logic level (low logic level) with two predetermined thresholds THR1 and THR2, wherein THR1 is larger than THR2 (S525). In the embodiment, THR1 is 5 and THR2 is 2. If the number of the ATIPORG signal at high logic level (low logic level) is larger than THR1, the ATIP data is asserted (de-asserted) to high logic level (low logic level) (S527). If the number of the ATIPORG signal at high logic level (low logic level) is lower than THR2, the ATIP data is de-asserted (asserted) to low logic level (high logic level) (S529). If the number of the ATIPORG signal at high logic level (low logic level) is between the threshold THR1 and THR2, then determining the adding data S is positive or negative (S531). If the adding data S is positive, the ATIP data is asserted to high logic level (S533). If the adding data S is negative, the ATIP data is de-asserted to low logic level (S535). In above mentioned example, the number of the ATIPORG signal at high logic level is 4, THR2 (2)<4<THR1 (5), so it needs to determining the adding data S is positive or negative. In this example, the adding data S is −4 (<0) during the time T1 and T2. Hence, the ATIP data is de-asserted to low logic level during the time T1 to T2. This is the first method of generating 1-bit ATIP data during one period of ATIP clock signal ATIPCLK.
  • Method 2
  • FIG. 6 is the synchronization pattern (sync pattern) in accordance with an embodiment of the present invention. The sync pattern represents the start of the disc data. The format of sync pattern is 3T-1T-1T-3T. When a sync pattern is detected, the data after the sync pattern must follow the bi-phase rule which is defined in compact disc specification. The bi-phase rule defines two things: one is that the first bit after the sync pattern must be inverse of the preceding bit, which is marked A in FIG. 6, the other thing is that the second (2Nth) bit after the sync pattern must be different from the next (2N+1st) bit, which is marked B in FIG. 6. Therefore, when the sync pattern 3T-1T-1T-3T is found that in the ATIP data, the bi-phase rule must be followed to generate the ATIP data. The synchronization pattern provided by the present invention is shown in FIG. 6, more particularly, when the ATIP data is kept at high logic level for three consecutive periods, the ATIP data will be at low logic level for the next period, at the high logic level for next period, and at low logic level for the next three consecutive periods. Although the present invention provides the above synchronization pattern, it should not be used to limit the scope of the present invention.
  • FIG. 7 is a flow chart of a method of generating ATIP data in accordance with an embodiment of the present invention by using the bi-phase rule. Referring to FIG. 7, the first step is demodulating a DEWBL signal to generate an ATIPORG signal and PRDDIFF data (S701), and then generating an ATIPCLK signal based on the DEWBL signal (S703). One period of the ATIPCLK signal is generated in every 3.5 period of the DEWBL signal. When a portion of the generated ATIP data matches a sync pattern (3T-1T-1T-3T), defining the next period of the ATIPCLK signal to be a first period (S705). Next, generating the ATIP data based on the number of the ATIPORG signal at high logic level corresponding to a 2Nth period of the ATIPCLK signal and the number of the ATIPORG signal at high logic level corresponding to a 2N+1st period of the ATIPCLK signal (S710), wherein N is a positive integer.
  • The step S710 further includes the following steps. Counting the number W1 of the ATIPORG signal at high logic level (low logic level) corresponding to a 2Nth period of the ATIPCLK signal (S712) and counting the number W2 of the ATIPORG signal at high logic level (low logic level) corresponding to a 2N+1st period of the ATIPCLK signal (S714). Then, adding the PRDDIFF data in the 2Nth period of the ATIPCLK signal to obtain an adding data S1 (S721) and adding the PRDDIFF data in the 2N+1st period of the ATIPCLK signal to obtain an adding data S2 (S723). Next, determining the period of the ATIPCLK signal of the ATIP data is 2Nth period or 2N+1st period (S725). If the period of the ATIPCLK signal is 2N+1st period, make the ATIP data be inverse of preceding period of the ATIPCLK signal (S727). If the period of the ATIPCLK signal is 2Nth period, comparing the number W1 and W2 (S731). If W1>W2, the ATIP data is asserted to high logic level (S733). If W1<W2, the ATIP data is de-asserted to low logic level (S735). If W1=W2, comparing the adding data S1 and S2 (S737). If S1>=S2, the ATIP data is asserted to high logic level (S739). If S1<S2, the ATIP data is de-asserted to low logic level (S741).
  • FIG. 8 is a timing sequence of generating the ATIP data signal in accordance with an embodiment of the present invention by using the bi-phase rule. When a portion of the generated ATIP data matches a sync pattern (3T-1T-1T-3T) shown in FIG. 6, defining the next period of the ATIPCLK signal to be a first period. The ATIP data in the first period of the ATIPCLK signal is the inverse of the preceding period of the ATIP data. Next, counting the number W1 of the ATIPORG signal at high logic level corresponding to a 2Nth period of the ATIPCLK signal (e.g., the EVEN period in time T0 to T1) and counting the number W2 of the ATIPORG signal at high logic level corresponding to a 2N+1st period of the ATIPCLK signal (e.g., the ODD periods in time T1 to T2). W1 is 5 and W2 is 2. Then, adding the PRDDIFF data in the 2Nth period of the ATIPCLK signal (e.g., the EVEN periods in time T0 to T1) to obtain an adding data S1 and adding the PRDDIFF data in the 2N+1st period of the ATIPCLK signal (e.g., the ODD period in time T1 to T2) to obtain an adding data S2. S1 is 8 and S2 is −4. If the period of the ATIPCLK signal is 2Nth period (e.g., the EVEN period in time T0 to T1), comparing the number W1 and W2. Due to W1 is 5 and W2 is 2, so W1>W2, the ATIP data in time T0 to T1 is asserted to high logic level. If the period of the ATIPCLK signal is 2N+1st period (e.g., the ODD periods in time T1 to T2), make the ATIP data be inverse of preceding period of the ATIPCLK signal. In this embodiment, the ODD period is at low logic level which is the inverse of the preceding EVEN period of the ATIP data.
  • If the condition W1=W2 happens, comparing the adding data S1 and S2. Assume the W1 and W2 is equal in FIG. 6, comparing the adding data S1 and S2. Since S1 is 8 and S2 is −4, so S1>S2, the ATIP data in time T0 to T1 is asserted to high logic level.
  • In light of the above, the present invention uses the status of the ATIPORG signal corresponding to the ATIPCLK signal and the bi-phase rule to precisely generate the ATIP data.
  • The above description provides a full and complete description of the preferred embodiments of the present invention. Various modifications, alternate construction, and equivalent may be made by those skilled in the art without changing the scope or spirit of the invention. Accordingly, the above description and illustrations should not be construed as limiting the scope of the invention which is defined by the following claims.

Claims (19)

1. A method of generating an ATIP data, comprising:
demodulating a wobble signal to generate an original ATIP data signal (ATIPORG signal) and a plurality of differential data (PRDDIFF data), wherein the wobble signal is generated by reading a re-writable compact disc;
generating an ATIP clock signal (ATIPCLK signal) based on the wobble signal; and
counting the number of the ATIPORG signal at a first logic level during one period of the ATIPCLK signal.
2. The method of claim 1, further comprising:
comparing the number of the ATIPORG signal at the first logic level with a predetermined threshold;
asserting the ATIP data to the first logic level when the number of the ATIPORG signal at the first logic level is larger than or equal to the predetermined threshold; and
de-asserting the ATIP data to a second logic level when the number of the ATIPORG signal at the first logic level is smaller than the predetermined threshold.
3. The method of claim 1, further comprising:
adding all PRDDIFF data within the period of the ATIPCLK signal to obtain the adding data;
comparing the number of the ATIPORG signal at the first logic level with a first predetermined threshold and a second predetermined threshold, and the first predetermined threshold is larger than the second predetermined threshold;
asserting the ATIP data to the first logic level when the number of the ATIPORG signal at the first logic level is larger than the first predetermined threshold; and
de-asserting the ATIP data to a second logic level when the number of the ATIPORG signal at the first logic level is smaller than the second predetermined threshold;
when the number of the ATIPORG signal at the first logic level is between the first and the second predetermined thresholds:
asserting the ATIP data to the first logic level when the adding data is positive; and
de-asserting the ATIP data to the second logic level when the adding data is negative.
4. The method of claim 1, wherein the step of demodulating the wobble signal to generate the ATIPORG signal further comprises:
receiving the wobble signal and generating a plurality of counting data (FMPRD data) in each half-period of the wobble signal;
filtering an average of half-period of the wobble signal from the FMPRD data;
subtracting an average of a half-period of the wobble signal from the FMPRD data to obtain a plurality of differential data (PRDDIFF data) in each half-period of the wobble signal; and
generating the ATIPORG signal based on the PRDDIFF data.
5. The method of claim 4, wherein the step of generating the ATIPORG signal based on the PRDDIFF data comprises:
asserting the ATIPORG signal at the first logic level when the PRDDIFF data is positive or zero; and
asserting the ATIPORG signal at the second logic level when the PRDDIFF data is negative.
6. The method of claim 1, wherein the step of generating the ATIPCLK signal based on the wobble signal comprises:
counting the wobble signal to generate the ATIPCLK signal, the period of the ATIPCLK signal being 3.5 periods of the wobble signal; and
aligning the ATIPCLK signal to the wobble signal with a status transition when the ATIPORG signal is kept at a same status within a predetermined period of time;
wherein the predetermined period of time is an integral multiple of 3.5 periods of the wobble signal.
7. The method of claim 1, wherein the wobble signal is digitalized and processed by a de-glitch process.
8. A method for generating an ATIP data, comprising:
demodulating a wobble signal to generate an original ATIP data signal (ATIPORG signal) and a plurality of differential data (PRDDIFF data), wherein the wobble signal is generated by reading a re-writable compact disc;
generating an ATIP clock signal (ATIPCLK signal) based on the wobble signal;
defining the next period of the ATIPCLK signal to be a first period when a portion of the generated ATIP data matches a synchronization pattern (sync pattern); and
generating an ATIP data based on the number of the ATIPORG signal at the first logic level corresponding to a 2Nth period of the ATIPCLK signal and the number of the ATIPORG signal at the first logic level corresponding to a 2N+1st period of the ATIPCLK signal, wherein N is a positive integer.
9. The method of claim 8, wherein the step of generating the ATIP data further comprises:
counting the number W1 of the ATIPORG signal at the first logic level, corresponding to the 2Nth period of the ATIPCLK signal;
counting the number W2 of the ATIPORG signal at the first logic level, corresponding to the 2N+1st period of the ATIPCLK signal;
adding the PRDDIFF data in the 2Nth period of the ATIPCLK signal to obtain an adding data S1;
adding the PRDDIFF data in the 2N+1st period of the ATIPCLK signal to obtain an adding data S2; and
determining the period of the ATIPCLK signal of the ATIP data is 2Nth period or 2N+1st period.
10. The method of claim 9, further comprises:
making the ATIP data be inverse of preceding period of the ATIPCLK signal when the period of the ATIPCLK signal is 2N+1st period; and
comparing the number W1 and W2 when the period of the ATIPCLK signal is 2Nth period.
11. The method of claim 10, further comprises:
asserting the ATIP data to the first logic level when W1>W2;
de-asserting the ATIP data to a second logic level when W1<W2; and
comparing the adding data S1 and S2 when W1=W2.
12. The method of claim 10, further comprises:
asserting the ATIP data to the first logic level when S1>=S2; and
de-asserting the ATIP data to the second logic level when S1<S2.
13. The method of claim 8, wherein the step of demodulating the wobble signal to generate the ATIPORG signal comprises:
receiving the wobble signal and generating a plurality of counting data (FMPRD data) in each half-period of the wobble signal;
filtering an average of half-period of the wobble signal from the FMPRD data;
subtracting an average of a half-period of the wobble signal from the FMPRD data to obtain a plurality of differential data (PRDDIFF data) in each half-period of the wobble signal; and
generating the ATIPORG signal based on the PRDDIFF data.
14. The method of claim 13, wherein the step of generating the ATIPORG signal based on the PRDDIFF data comprises:
asserting the ATIPORG signal at the first logic level when the PRDDIFF data is positive or zero; and;
asserting the ATIPORG signal at the second logic level when the PRDDIFF data is negative.
15. The method of claim 8, wherein the step of generating the ATIPCLK signal based on the wobble signal comprises:
counting the wobble signal to generate the ATIPCLK signal, the period of the ATIPCLK signal being 3.5 periods of the wobble signal; and
aligning the ATIPCLK signal to the wobble signal with a status transition when the ATIPORG signal is kept at a same status within a predetermined period of time;
wherein the predetermined period of time is an integral multiple of 3.5 periods of the wobble signal.
16. The method of claim 8, wherein the wobble signal is digitalized and processed by a de-glitch process.
17. An apparatus for generating an ATIP data, comprising:
a frequency demodulator, for demodulating a wobble signal to generate an original ATIP data signal (ATIPORG signal);
an ATIP clock generating circuit, for generating an ATIP clock signal (ATIPCLK signal) based on the wobble signal, wherein the wobble signal is generated by reading a re-writable compact disc; and
an ATIP data generating circuit, coupled to the frequency demodulator and the ATIP clock generating circuit, for generating an ATIP data based on the number of the ATIPORG signal at a first logic level during one period of the ATIPCLK signal.
18. The apparatus of claim 17, wherein the ATIP clock generating circuit comprises:
a counter, for counting the wobble signal to generate the ATIPCLK signal to the ATIP data generating circuit and setting the period of the ATIPCLK signal to be 3.5 period of the wobble signal; and
an alignment signal generating circuit, for detecting the ATIPORG signal, wherein when the ATIPORG signal is kept at a same status within a predetermined period of time, the alignment signal generating circuit generates an alignment signal to align the ATIPCLK to the wobble signal with a status transition.
19. The apparatus of claim 17, wherein the frequency demodulator further comprises:
a high frequency (HF) counter, for receiving the wobble signal and generating a plurality of counting data (FMPRD data) in each half-period of the wobble signal; and
a low pass filter (LPF), for receiving the FMPRD data and filtering an average of half-period of the wobble signal;
wherein the frequency demodulator subtracts the average of half-period of the wobble signal from the FMPRD data to obtain a plurality of differential data (PRDDIFF data), and the ATIPORG signal is determined by the PRDDIFF data in each half-period of the wobble signal:
the ATIPORG signal is asserted to the first logic level when the PRDDIFF data in half-period of the wobble signal is positive or zero; and
the ATIPORG signal is de-asserting to a second logic level when the PRDDIFF data in half-period of the wobble signal is negative.
US10/907,399 2003-10-31 2005-03-31 Method and apparatus for generating absolute time in pregroove data Abandoned US20050226114A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW093108817A TWI270867B (en) 2003-10-31 2004-03-31 Method and apparatus for extracting the ATIP data
TW93108817 2004-03-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/342,004 US7995434B2 (en) 2003-10-31 2008-12-22 Method and apparatus for generating absolute time in pregroove data

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/342,004 Continuation US7995434B2 (en) 2003-10-31 2008-12-22 Method and apparatus for generating absolute time in pregroove data

Publications (1)

Publication Number Publication Date
US20050226114A1 true US20050226114A1 (en) 2005-10-13

Family

ID=35060399

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/907,399 Abandoned US20050226114A1 (en) 2003-10-31 2005-03-31 Method and apparatus for generating absolute time in pregroove data
US12/342,004 Active 2029-08-05 US7995434B2 (en) 2003-10-31 2008-12-22 Method and apparatus for generating absolute time in pregroove data

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/342,004 Active 2029-08-05 US7995434B2 (en) 2003-10-31 2008-12-22 Method and apparatus for generating absolute time in pregroove data

Country Status (1)

Country Link
US (2) US20050226114A1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040081049A1 (en) * 2002-10-24 2004-04-29 Yi-Chung Chan Discrimination method of optical storage medium
US20050058036A1 (en) * 2003-09-15 2005-03-17 Via Technologies, Inc. Discriminating method of an optical disc device for ascertaining the format of an loaded optical disc
US20050265188A1 (en) * 2004-05-25 2005-12-01 Ricky Chang Method and apparatus for determining type of digital versatile disc
US20050265189A1 (en) * 2004-05-25 2005-12-01 Bryan Tai Method for determining type of digital versatile discs
US20050265187A1 (en) * 2004-05-25 2005-12-01 Ricky Chang Method for determining the type of digital versatile disc
US20090103402A1 (en) * 2003-10-31 2009-04-23 Stanley Liow Method and apparatus for generating absolute time in pregroove data
US8958276B1 (en) * 2012-10-31 2015-02-17 Marvell International Ltd. Optical disc drive high frequency modulation signal detection

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5506824A (en) * 1994-12-20 1996-04-09 Eastman Kodak Company Frequency modulation to biphase data conversion for writable CD ATIP data
US20030103428A1 (en) * 2001-11-26 2003-06-05 Ping-Hsing Lu ATIP bit data generator and method for generating ATIP bit data in optical discs

Family Cites Families (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63109366U (en) 1986-12-27 1988-07-14
JP3377048B2 (en) 1992-04-24 2003-02-17 パイオニア株式会社 Playback apparatus and playback method for write-once optical disc
US5243631A (en) 1992-08-19 1993-09-07 General Electric Company Control rod servicing apparatus and method
DE69620495D1 (en) 1995-02-02 2002-05-16 Pioneer Electronic Corp Optical scanning device and identification device for identifying the type of an optical recording medium
JPH08263930A (en) 1995-03-24 1996-10-11 Pioneer Electron Corp Disk discrimination method
US5831952A (en) 1995-07-27 1998-11-03 Matsushita Electric Industrial Co., Ltd. Optical disk thickness discriminating apparatus
KR0154736B1 (en) 1995-08-07 1998-12-15 김광호 Minimization method of read-in-time in a reproducible multiple disk device
US5917791A (en) 1995-11-30 1999-06-29 Sanyo Electric Co., Ltd. Apparatus for discriminating optical recording media of different thicknesses from each other and reproducing information therefrom
KR0176557B1 (en) 1996-01-08 1999-04-15 김광호 Disk discrimination method and device for optical disk system
JPH09198779A (en) 1996-01-18 1997-07-31 Pioneer Electron Corp Disk discriminating device
DE69727989D1 (en) 1996-09-25 2004-04-08 Victor Company Of Japan Device for determining the type of a disk, device for reproducing an optical disk
TW453493U (en) 1996-02-13 2001-09-01 Tokyo Shibaura Electric Co Reproducing device of optical disk
JPH09326161A (en) 1996-06-06 1997-12-16 Kenwood Corp Optical disk device
JP3439300B2 (en) 1996-06-11 2003-08-25 パイオニア株式会社 Information recording medium discriminating device
JP3671572B2 (en) 1997-01-10 2005-07-13 ソニー株式会社 Optical disk device
WO1998031012A1 (en) 1997-01-10 1998-07-16 Sony Corporation Optical disk device and method for discriminating optical disk
JP3831063B2 (en) 1997-04-25 2006-10-11 パイオニア株式会社 Optical disc discrimination device
DE19746990A1 (en) 1997-09-30 1999-04-01 Thomson Brandt Gmbh Apparatus for reading and / or writing to optical recording media
JPH11120683A (en) 1997-10-15 1999-04-30 Mitsumi Electric Co Ltd Optical disk device
US6304535B1 (en) 1998-01-21 2001-10-16 Kabushiki Kaisha Toshiba Disc discriminating device in disc playback apparatus
WO1999040583A1 (en) 1998-02-03 1999-08-12 Matsushita Electric Industrial Co., Ltd. Method of identifying type of disk
JPH11238315A (en) 1998-02-19 1999-08-31 Pioneer Electron Corp Information recording device and initializing method
US6295260B1 (en) 1998-05-13 2001-09-25 Matsushita Electric Industrial Co., Ltd. Optical disk apparatus and computer with the optical disk apparatus built in
JP2000078392A (en) 1998-09-01 2000-03-14 Oki Data Corp Information processor
JP2000100059A (en) 1998-09-18 2000-04-07 Mitsumi Electric Co Ltd Optical disk device
KR100571983B1 (en) 1999-03-30 2006-04-17 삼성전자주식회사 Disk discrimination apparatus and method for digital versatile disk system
KR100606665B1 (en) 1999-04-19 2006-07-31 엘지전자 주식회사 Method and apparatus for kind judging of optical record medium
JP2000322742A (en) 1999-05-10 2000-11-24 Matsushita Electric Ind Co Ltd Optical disk device
US6459666B1 (en) 1999-09-06 2002-10-01 Ricoh Company, Ltd. Information recording apparatus and method
JP2001167510A (en) 1999-09-28 2001-06-22 Sony Corp Optical disk discrimination method and optical disk device
JP2001126376A (en) 1999-10-28 2001-05-11 Sanyo Electric Co Ltd Optical disk discriminating method and optical disk reproducing device
JP2001189051A (en) 1999-12-28 2001-07-10 Pioneer Electronic Corp Code deciding device and method, recording medium discriminating device and method and information recording device and method
JP2001265620A (en) 2000-03-22 2001-09-28 Kyocera Corp Program debugging system for rom
JP3696044B2 (en) 2000-04-21 2005-09-14 松下電器産業株式会社 Optical disc apparatus and optical disc discrimination method
JP2002007156A (en) 2000-06-21 2002-01-11 Nec Corp Microprocessor
JP2002025058A (en) 2000-07-05 2002-01-25 Victor Co Of Japan Ltd Recording and/or reproducing device
KR100623990B1 (en) * 2000-07-27 2006-09-13 삼성전자주식회사 A Liquid Crystal Display and A Driving Method Thereof
JP4491943B2 (en) * 2000-09-22 2010-06-30 ソニー株式会社 Optical disk drive and optical disk identification method
JP2002119830A (en) 2000-10-16 2002-04-23 Babcock Hitachi Kk Method of treating waste gas from long term continuous operation equipment
US6856586B2 (en) 2000-10-27 2005-02-15 Matsushita Electric Industrial Co., Ltd. Recording clock generating device and method thereof
JP2002170265A (en) 2000-12-01 2002-06-14 Pioneer Electronic Corp Tilt servo controller and tilt servo control method
JP4357750B2 (en) * 2001-01-15 2009-11-04 パイオニア株式会社 Pre-pit detection device
JP2002230753A (en) * 2001-01-29 2002-08-16 Nec Corp Optical disk, optical disk discrimination method, and program
JP4487433B2 (en) 2001-03-02 2010-06-23 ヤマハ株式会社 Recording medium recording device
JP4067781B2 (en) * 2001-04-13 2008-03-26 株式会社日立エルジーデータストレージ Disc player
IL159668D0 (en) 2001-07-02 2004-06-01 Koninkl Philips Electronics Nv Record carrier and apparatus for scanning the record carrier
JP2003016441A (en) 2001-07-04 2003-01-17 Sony Corp Image processor
JP2003078392A (en) 2001-09-04 2003-03-14 Sony Corp Automatic follow-up type band-pass filter and optical disk reproducing device
TW550546B (en) * 2001-09-12 2003-09-01 Via Tech Inc Method and related circuit for clock generation and recovery
JP3969042B2 (en) * 2001-09-28 2007-08-29 ヤマハ株式会社 Optical disk recording device
JP2003162836A (en) * 2001-11-28 2003-06-06 Hitachi-Lg Data Storage Inc Optical disc drive and its tilt regulating method
JP3981559B2 (en) 2002-01-24 2007-09-26 株式会社日立エルジーデータストレージ Optical disc apparatus and disc discrimination method thereof
US20030206501A1 (en) * 2002-05-02 2003-11-06 Hubert Song Method and apparatus for providing high speed recording on an optical medium
DE10226328B3 (en) 2002-06-11 2004-02-19 Atotech Deutschland Gmbh Acid solution for silver deposition and method for depositing silver layers on metal surfaces
JP2004110901A (en) 2002-09-17 2004-04-08 Sanyo Electric Co Ltd Method for determining type of disk, and disk device
TWI298156B (en) * 2002-10-24 2008-06-21 Tian Holdings Llc Discrimination method for light storage device
KR20040041951A (en) * 2002-11-12 2004-05-20 삼성전자주식회사 Apparatus for discriminating type of disc in the disc drive and method thereof
KR100518540B1 (en) * 2002-11-12 2005-10-04 삼성전자주식회사 Apparatus for discriminating type of disc in the disc drive and method thereof
JP2004227731A (en) 2003-01-27 2004-08-12 Akita Denshi Systems:Kk Semiconductor integrated circuit and medium recording and reproducing device
TWI242184B (en) 2003-01-30 2005-10-21 Lite On It Corp Disc discrimination method for discriminating disc type of digital versatile disc
KR100958582B1 (en) * 2003-05-02 2010-05-18 삼성전자주식회사 Method of discriminating writable disc and apparatus thereof
TWI316702B (en) 2003-09-15 2009-11-01 Tian Holdings Llc Discriminating method of an optical disc device for ascertaining the format of an loaded optical disc
US20050226114A1 (en) * 2004-03-31 2005-10-13 Stanley Liow Method and apparatus for generating absolute time in pregroove data
US7149169B2 (en) * 2003-11-13 2006-12-12 Mediatek Inc. Distinguishing optical disc types
US7626907B2 (en) * 2004-05-25 2009-12-01 Ricky Chang Method and apparatus for determining type of digital versatile disc
US7570561B2 (en) * 2004-05-25 2009-08-04 Bryan Tai Method for determining type of digital versatile discs
TWI340964B (en) 2004-05-25 2011-04-21 Tian Holdings Llc Method for type determination of digital versatile discs
BRPI0418819A (en) 2004-05-25 2007-11-13 Via Tech Inc Method and apparatus for determining the type of a versatile digital disc

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5506824A (en) * 1994-12-20 1996-04-09 Eastman Kodak Company Frequency modulation to biphase data conversion for writable CD ATIP data
US20030103428A1 (en) * 2001-11-26 2003-06-05 Ping-Hsing Lu ATIP bit data generator and method for generating ATIP bit data in optical discs

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040081049A1 (en) * 2002-10-24 2004-04-29 Yi-Chung Chan Discrimination method of optical storage medium
US7843786B2 (en) 2002-10-24 2010-11-30 Yi-Chung Chan Discrimination method of optical storage medium
US20050058036A1 (en) * 2003-09-15 2005-03-17 Via Technologies, Inc. Discriminating method of an optical disc device for ascertaining the format of an loaded optical disc
US7602684B2 (en) 2003-09-15 2009-10-13 Chun-Ta Chen Discriminating method of an optical disc device for ascertaining the format of a loaded optical disc
US20090103402A1 (en) * 2003-10-31 2009-04-23 Stanley Liow Method and apparatus for generating absolute time in pregroove data
US7995434B2 (en) 2003-10-31 2011-08-09 Tian Holdings, Llc Method and apparatus for generating absolute time in pregroove data
US20050265187A1 (en) * 2004-05-25 2005-12-01 Ricky Chang Method for determining the type of digital versatile disc
US7570561B2 (en) 2004-05-25 2009-08-04 Bryan Tai Method for determining type of digital versatile discs
US20050265189A1 (en) * 2004-05-25 2005-12-01 Bryan Tai Method for determining type of digital versatile discs
US7626907B2 (en) 2004-05-25 2009-12-01 Ricky Chang Method and apparatus for determining type of digital versatile disc
US7746745B2 (en) 2004-05-25 2010-06-29 Ricky Chang Method for determining the type of digital versatile disc
US20050265188A1 (en) * 2004-05-25 2005-12-01 Ricky Chang Method and apparatus for determining type of digital versatile disc
US8958276B1 (en) * 2012-10-31 2015-02-17 Marvell International Ltd. Optical disc drive high frequency modulation signal detection
US9135950B1 (en) 2012-10-31 2015-09-15 Marvell International Ltd. Optical disc drive high frequency modulation signal detection

Also Published As

Publication number Publication date
US7995434B2 (en) 2011-08-09
US20090103402A1 (en) 2009-04-23

Similar Documents

Publication Publication Date Title
US5956307A (en) Device end method for reproducing data from disk, method for controlling rotation of disk, and reproduction clock generating device
JP2810035B2 (en) Optical recording and reproducing method
CN1261931C (en) Clock signal regulator
KR860000117B1 (en) Wave shaping circuit for digital signal processing unit
TWI295757B (en) Method and apparatus for generating the wobble clock signal
US20020110059A1 (en) Recording clock generating device and method thereof
EP1327980B1 (en) Recording apparatus and method for recording information data on an information recording medium
JPH0731877B2 (en) Information recording and reproducing method and apparatus
US6587428B2 (en) Information record disc and information recording apparatus
US7933170B2 (en) Optical disk medium and method and apparatus for reading information
US6201778B1 (en) Optical disk with a groove for defining serial data modulated into a signal using phase and frequency modulation
JPH06231477A (en) Focusing servo circuit
US7095681B2 (en) Apparatus and method for detecting wobble signal read from optical disc
US6912190B2 (en) Optical disc apparatus and method for reading information from an optical disk having tracks and spaces between the tracks on which address information is recorded
JP3450922B2 (en) Digital signal reproduction device
US6181655B1 (en) Optical disc drive, timing signal generator, and information recording and reproduction method
KR100500090B1 (en) Circuit and method for processing signal
US7245573B2 (en) Apparatus and method for detecting sector sync signal on an optical storage medium
JP2807362B2 (en) Information reproducing apparatus
JP2638520B2 (en) The optical information recording medium reproducing apparatus
JP3821472B2 (en) Abnormal waveform detection circuit and information reproducing apparatus
US20030095481A1 (en) Header detect configuration within a DVD-RAM read device and methods of acquiring and maintaining phase lock in a wobble phase lock loop
US6728180B1 (en) Blank detection circuit and method therefor
JP2005108427A (en) Data recording clock signal generator
JP2003157623A (en) Apparatus and method for encoding wobble signal recorded on optical disk, and apparatus and method for decoding the wobble signal read from the optical disk

Legal Events

Date Code Title Description
AS Assignment

Owner name: VIA TECHNOLOGIES, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIOW, STANLEY;CHOU, KOBE;REEL/FRAME:015848/0920

Effective date: 20040511

AS Assignment

Owner name: TIAN HOLDINGS, LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VIA TECHNOLOGIES, INC.;REEL/FRAME:020243/0127

Effective date: 20071207

Owner name: TIAN HOLDINGS, LLC,DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VIA TECHNOLOGIES, INC.;REEL/FRAME:020243/0127

Effective date: 20071207

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION