Connect public, paid and private patent data with Google Patents Public Datasets

Method for improved high current component interconnections

Download PDF

Info

Publication number
US20050225953A1
US20050225953A1 US11148535 US14853505A US2005225953A1 US 20050225953 A1 US20050225953 A1 US 20050225953A1 US 11148535 US11148535 US 11148535 US 14853505 A US14853505 A US 14853505A US 2005225953 A1 US2005225953 A1 US 2005225953A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
solder
component
printed
board
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11148535
Inventor
Dudi Amir
Damion Searls
Original Assignee
Amir Dudi I
Searls Damion T
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions ; Methods of application thereof
    • H05K3/3478Applying solder paste, particles or preforms; Transferring prefabricated solder patterns
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0263High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/041Solder preforms in the shape of solder balls
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0548Masks
    • H05K2203/0557Non-printed masks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14Related to the order of processing steps
    • H05K2203/1476Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions ; Methods of application thereof
    • H05K3/3478Applying solder paste, particles or preforms; Transferring prefabricated solder patterns
    • H05K3/3484Paste or slurry or powder
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • Y02P70/60Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control
    • Y02P70/613Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control involving the assembly of several electronic elements

Abstract

A printed circuit board having at least one conductive region covered in solder paste has preformed solder elements placed on the solder paste in the conductive region. A component package is placed onto the printed circuit board over the conductive region and the solder is reflowed, forming a wide solder interconnection between the component and the conductive region of the printed circuit board.

Description

  • [0001]
    This is a Divisional application Ser. No. 10/427,681 filed Apr. 30, 2003, which is presently pending.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. FIELD OF THE INVENTION
  • [0003]
    The present invention relates generally to the field of electronic printed circuit boards, and more specifically to forming solder interconnections on the printed circuit board.
  • [0004]
    2. DISCUSSION OF RELATED ART
  • [0005]
    Demands on power delivery have increased as part of the effort to achieve higher performance in logic silicon products. Higher currents, better current transient response and bypass capacitance are frequently the key parameters sought in successful power delivery design. One potential power delivery bottleneck is in the printed circuit board-component interface. For example, a power MOSFET-board interface can introduce a substantial amount series resistance and thereby limit the effectiveness of the power delivery system. Currently, many standard off-the-shelf ball grid array (BGA) MOSFET components use similar interconnect structures for both the power and signal connection even though the electrical and thermal requirements for power and signaling can be different.
  • [0006]
    FIGS. 1A, 1B, and 1C illustrate an exemplary means of the current art for forming an interconnection between a component in a standard BGA package 102 and a printed circuit board 100. FIG. 1A illustrates a top view of a printed circuit board 100 with component 102 positioned above it. The printed circuit board conductive planes 106 extend underneath the BGA component package 102. The conductive planes may be either power or ground planes. These planes are covered by an array of individual solder paste pads 108. The printed circuit board also contains signal traces 105 that are each connected to a conductive pad covered with solder paste 108. Individual solder balls 120 from the BGA component package 102 form the connection between the pads and the component for both the signal interconnections and the conductive plane interconnections.
  • [0007]
    FIG. 1B illustrates a side view of component 102 positioned over printed circuit board 100. Component solder balls 120 are positioned over solder paste pads 108, connecting component solder balls 120 to signal pads 104 and conductive plane 106. Solder mask 101 protects areas of the printed circuit board that are not to be covered by solder.
  • [0008]
    FIG. 1C illustrates the component 102 and printed circuit board 100 of FIG. 1B after the component solder balls 120 and solder paste 108 have been reflowed to form an electrical interconnection 122. Although the component standoff 126 created by this method may be adequate, the electrical interconnection between the component 102 and the printed circuit board is quite narrow in the conductive plane region 106.
  • [0009]
    The relatively low volume solder ball of the BGA limits the size of the component—power plane interface. The smaller interconnects 122 formed using the prior art method limit current to the component. These smaller interconnects are highly resistive, and can limit the effectiveness of the power delivery system. In addition, the resulting high current density can result in excessive parasitic inductance. It is advantageous to remove this bottleneck by widening the power interface. A wider power interface has several advantages, including reduced resistance and increased heat transfer between the package and the printed circuit board. Though a wider power interface is desired, it is also advantageous to avoid altering the design of a commodity product like a MOSFET.
  • [0010]
    As illustrated in FIGS. 2A and 2B, a wider conductive interconnection may be formed on the printed circuit board by replacing an array of solder paste pads over a conductive region with a larger region of solder paste 109. This may not provide for an optimal solder interconnection, however. Solder paste 108 covers signal pads 104, forming an interconnection 122 between the signal pads and the component solder balls after solder reflow. Solder paste region 109 covers conductive plane 106, forming an interconnection 123 between the conductive plane and the component solder balls after solder reflow. As illustrated in FIG. 2B, the volume of solder provided by solder paste region 109 and solder balls 120 may not be sufficient to entirely fill the solder interconnection area 123 after solder reflow. Solder voids 124 and solder separation will result from insufficient solder volume. Furthermore, the resulting component standoff 126 will be less than the desired standoff when an inadequate amount of solder is used in forming interconnections.
  • [0011]
    In some cases, additional solder volume can be provided by the component, either by adding additional solder balls to the component, or by using larger solder balls on the component. However, this requires a change in product design by the component vendor to accommodate the additional solder on the component package.
  • [0012]
    FIGS. 3A and 3B illustrate an exemplary means of the current art for providing a wider power interface between the component and the printed circuit board. FIG. 3A illustrates a bottom view of a standard component package 102 containing no solder. Conductive pads 121 and signal pad 122 are located on the bottom of component package 102.
  • [0013]
    FIG. 3B illustrates the interconnect formed between package 102 and printed circuit board 100 after the conductive pads of the component are placed onto a layer of solder paste and the solder paste is reflowed. After reflow, solder interconnections 123 are formed between conductive pads 121 and conductive planes 106, and between conductive signal pad 122 and signal pad 104. The component package 102 contains no solder on either conductive pads 121 or signal pad 122, so the manufacturer must rely on solder paste alone to make up the entire solder volume of the solder interconnect between the component and the printed circuit board. Because of limitations on the amount of solder paste that can practically be applied to the printed circuit board, the solder paste alone provides insufficient solder volume to entirely fill the solder interconnections 123. Solder separation may occur, or solder voids 124 may be formed with the solder interconnections 123. Furthermore, the component standoff 126 formed by this method is less than the ideal component standoff. To avoid these problems, additional solder volume must be added to the solder interconnection.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0014]
    FIGS. 1A, 1B, and 1C illustrate a prior art method for forming an interconnection between a standard BGA component and a printed circuit board.
  • [0015]
    FIGS. 2A and 2B illustrate problems associated with forming an interconnection between a standard BGA component and a printed circuit board having a widened power interface.
  • [0016]
    FIGS. 3A and 3B illustrate a prior art method for widening the power interconnection between a component and a printed circuit board, wherein the component package contains no solder.
  • [0017]
    FIG. 4A illustrates a top view of an exemplary printed circuit board and solder paste stencil prior to solder paste application according to one embodiment of the present invention.
  • [0018]
    FIG. 4B illustrates a cross-section view of an exemplary printed circuit board and solder paste stencil prior to solder paste application according to one embodiment of the present invention.
  • [0019]
    FIG. 5A illustrates a top view of an exemplary printed circuit board after solder paste application according to one embodiment of the present invention.
  • [0020]
    FIG. 5B illustrates a cross-section view of an exemplary printed circuit board after solder paste application according to one embodiment of the present invention.
  • [0021]
    FIG. 6A illustrates a top view of an exemplary printed circuit board and bonus solder ball stencil according to one embodiment of the present invention.
  • [0022]
    FIG. 6B illustrates a cross-section view of an exemplary bonus solder ball stencil according to one embodiment of the present invention.
  • [0023]
    FIG. 7 illustrates a cross-section view of an exemplary printed circuit board and bonus solder ball stencil after placing additional solder balls onto the solder paste according to one embodiment of the present invention.
  • [0024]
    FIGS. 8A and 8B illustrate a bottom view of exemplary standard component packages according to embodiments of the present invention.
  • [0025]
    FIG. 9A illustrates a top view of an exemplary printed circuit board and component according to one embodiment of the present invention.
  • [0026]
    FIG. 9B illustrates a cross-section view of an exemplary printed circuit board, including solder paste and solder balls, and placement of a component with component solder balls onto the printed circuit board according to one embodiment of the present invention.
  • [0027]
    FIG. 10A illustrates a top view of an exemplary solder interconnection between a component package and a printed circuit board according to one embodiment of the present invention.
  • [0028]
    FIG. 10B illustrates a cross-section view of an exemplary solder interconnection between a component package and a printed circuit board according to one embodiment of the present invention.
  • [0029]
    FIG. 11A, 11B, and 11C illustrate an embodiment of the present invention using a standard component package having only conductive pads and no solder on the package.
  • [0030]
    FIG. 12 illustrates an exemplary electrical/thermal conductivity gain according to one embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE PRESENT NVENTION
  • [0031]
    Embodiments of the present invention provide a method for widening the power delivery interface between the printed circuit board and the component through printed circuit board manufacturing processes alone, and without requiring a re-design of existing components. This is accomplished by placing pre-formed solder elements in selected areas of solder paste where additional solder volume is required.
  • [0032]
    FIG. 4A illustrates a top view of a printed circuit board 300 prior to application of solder paste. A solder paste stencil 303 containing apertures 307 is placed over the printed circuit board. The solder paste stencil is positioned over the printed circuit board such that the apertures 307 in the stencil correspond to areas on the printed circuit board where solder paste application is desired. The location of the apertures in the solder paste stencil corresponds to areas on the printed circuit board where there will be an electrical connection to a component. The apertures in the stencil may be positioned over conductive planes 306, over signal pads that are electrically connected to conductive traces 305 on the printed circuit board, or over any other region where electrical interconnections are desired. In one embodiment of the present invention, conductive plane 306 is a power plane.
  • [0033]
    FIG. 4B illustrates a cross-section of a printed circuit board 300 prior to application of solder paste. The printed circuit board contains conductive planes 306 as well as conductive signal pads 304 that are to be covered by solder paste. The areas of the board that are not to be covered with solder are protected by solder mask 301. A solder paste stencil 303 containing apertures 307 is used to selectively apply solder paste to the printed circuit board. The solder paste stencil 303 is placed such that solder paste stencil apertures 307 are located over areas where solder paste is to be applied. The thickness of the solder paste to be applied is limited by the stencil thickness as well as by the small size of features such as traces and pads on the printed circuit board.
  • [0034]
    In one embodiment of the present invention, the conductive planes 306 and the conductive signal pads 304 are copper.
  • [0035]
    FIG. 5A illustrates a top view of the component attach region 330 of the printed circuit board 300 of FIG. 3 after application of solder paste. Solder paste is printed over both the signal pads and the conductive planes 306. The individual signal pads are each covered by areas of solder paste 308, while the conductive regions 306 are covered by a larger region of solder paste 309. The large region of solder paste 309 of FIG. 5A replaces an array of one or more individual solder pads 108 on a conductive plane, as shown in FIG. 1A. Solder paste region 309 is placed in a region on a conductive plane where an electrical connection is desired. Replacing an array of individual pads in a conductive plane with a larger conductive region 309 widens the solder interface to the printed circuit board. The signal pads that are connected to traces 305 are printed with solder paste 308 and remain substantially equivalent to the signal pads printed with solder paste 108 of FIG. 1A.
  • [0036]
    FIG. 5B illustrates a cross-section of printed circuit board 300 after solder paste is applied through apertures in a solder paste stencil 303. Solder paste is applied to signal pads 304 and to conductive region 306. Regions of solder paste 308 are formed over each of the signal pads 304. Regions of solder paste 309 are formed over each of the conductive regions of the printed circuit board 306. In one embodiment of the present invention, a solder paste region 309 formed over a conductive region of the printed circuit board is larger than a solder paste region 308 formed over a signal pad on a printed circuit board.
  • [0037]
    FIG. 6A illustrates a top view of a second stencil 310 placed over the printed circuit board. The stencil 310 contains openings, or apertures, 314. In one embodiment of the present invention, the apertures 314 in the second stencil are located in an area where additional solder volume is desired. In another embodiment of the present invention, the apertures 314 in the second stencil are located over an area on the printed circuit board containing a conductive plane 306. In yet another embodiment of the present invention, the location of the apertures 314 in the second stencil corresponds to the interstices of the component package solder balls.
  • [0038]
    FIG. 6B illustrates a cross section of a second stencil 310 placed over the printed circuit board 300. Spacers 312 are placed between the stencil and the printed circuit board to prevent the stencil from interfering with the solder paste. The stencil 310 contains openings, or apertures, 314 through which one or more pre-formed solder elements are placed onto a region of solder paste. The second stencil is used to place pre-formed solder elements directly onto the printed circuit board in a pre-determined location. The addition of pre-formed solder elements to the printed circuit board increases the solder volume on the printed circuit board in the area where the pre-formed solder elements are placed. Pre-formed solder elements that may be used include spherical solder balls, rectangular or cubic solder elements, or a solder element formed into any other solid shape. In one embodiment of the present invention, the pre-formed solder elements are composed of a combination of lead and tin. In another embodiment of the present invention, the pre-formed solder elements are lead-free, and are composed primarily of tin. In one embodiment of the present invention, the pre-formed solder elements are solder balls. In one embodiment of the present invention, solder balls or other pre-formed solder elements are placed onto the top of the stencil and a squeegee is used to push the solder elements along the surface. When a solder element is pushed to a stencil aperture, it will drop through the aperture, contact the underlying solder paste and remain stuck in place in the solder paste. In another embodiment of the present invention, solder balls or other pre-formed solder elements are placed onto the top of the stencil and the stencil is shaken until each of the solder elements drops through a stencil aperture, contacts the underlying solder paste, and is stuck in place in the solder paste. Through this process, additional solder balls or other solder elements are effectively pasted directly onto the printed circuit board.
  • [0039]
    FIG. 7 illustrates a cross-section of printed circuit board 300 after solder balls, or “bonus” solder balls 316, have been placed directly onto solder paste region 309 through the apertures 314 in the second stencil 310. The solder balls will remain stuck in place in solder paste 309. These bonus solder balls 316, or other pre-formed solder elements, add additional solder volume to the solder interconnection after the solder has been reflowed. In one embodiment of the present invention, no additional solder elements have been placed onto the solder paste 308 covering signal pads 304. In another embodiment of the present invention, additional solder elements are placed onto an area of solder paste where additional solder volume is desired. In yet another embodiment of the present invention, additional solder elements are placed onto high power regions of the printed circuit board.
  • [0040]
    FIGS. 8A and 8B illustrate a bottom view of exemplary standard component packages. FIG. 8A illustrates a bottom view of a standard BGA component package 302 that is fully populated with solder balls 320. The solder balls on component package 302 are equally distributed across the entire package. FIG. 8B illustrates a bottom view of another type of standard BGA component package 342 that is populated with solder balls 320 around the periphery of the package and has an open center cavity 321. The array of solder balls on component package 342 is located around the periphery of the package.
  • [0041]
    Both component packages 302 and 342 are populated with solder balls 320. All conductive pads on the package that will be connected to the printed circuit board are associated with a component solder ball 320. The solder ball pitch 332 and solder ball spacing 334 are consistent across all balls on the package. A region interstitial to the component solder balls is indicated by hatched region 324. A region between the component solder balls is indicated by hatched region 325.
  • [0042]
    Standard component packages are available in a wide variety of configurations.
  • [0043]
    The array of solder balls on a component package in an embodiment of the present invention need not be identical to the arrays of solder balls shown in FIG. 8A or 8B. In one embodiment of the present invention, the component package is an unmodified, off-the-shelf package that is fully populated with solder balls. In another embodiment of the present invention, the component package is an unmodified, off-the-shelf package that is populated with solder balls around the periphery of the component package and having an open center cavity. In yet another embodiment of the present invention, the solder balls are equally sized and consistently spaced on the component package, and have a constant ball pitch.
  • [0044]
    FIG. 9A illustrates a top view of the placement of a component package 302 onto a printed circuit board in the component attach region 330 prior to solder reflow. In one embodiment of the present invention, the component package 302 is placed over large solder paste regions 309 which are on conductive planes 306, such that the bonus solder balls 316 are located interstitial to the component package solder balls 320. The component package 302 is also placed such that some of the component solder balls 320 are aligned with solder regions 308 that are connected to signal traces 305.
  • [0045]
    FIG. 9B illustrates a cross-section of the placement of component package 302 onto printed circuit board 300. The component package 302 is positioned over the printed circuit board such that at least some of the component solder balls 320 are positioned over large solder paste regions 309 located over conductive planes 306. At least some of the component solder balls 320 are positioned over signal pads 304. In one embodiment of the present invention, the component package 302 is positioned such that the bonus solder balls 316 are located interstitial to the component package solder balls 320. In another embodiment of the present invention, the component package 302 is positioned such that the solder balls 316 are located between the component package solder balls 320.
  • [0046]
    FIG. 10A illustrates a top view of the solder interconnections 322 and 323 formed after the solder paste, component solder balls, and bonus solder balls have undergone a solder reflow process. During reflow, the assembly is placed in a reflow oven, where the individual solder balls on the component package and on the printed circuit board and the solder paste on the printed circuit board will melt and flow together. Solder reflow typically occurs at temperatures near 220C, however this may vary somewhat based on the solder composition and the printed circuit board design. The solder interconnections 323 between the conductive planes 306 and the component 302 are widened, while the solder interconnections 322 between the individual signal pads and the component 302 remain substantially similar to those formed by a prior art method.
  • [0047]
    FIG. 10B illustrates a cross-section of solder interconnections 322 and 323 formed after the solder paste and solder balls have undergone a reflow process. After reflow, solder interconnections 322 and 323 electrically and mechanically connect component package 302 with signal pads 304 and conductive planes 306, respectively. The solder interconnections formed by this method contain a sufficient amount of solder such that no solder voids exist in the solder interconnection. Furthermore, the component standoff 326 created by this method is adequate because of the additional volume of solder added by placing solder elements directly onto the printed circuit board prior to component placement.
  • [0048]
    FIG. 11A illustrates a bottom view of a component used in one embodiment of the present invention. Component package 402 is a standard package containing no solder. Conductive pads 421 and 422 are located on the bottom of component package 402. In one embodiment of the present invention, the component package is a package having conductive pads, but containing no solder or solder balls. Component package 402 is typically connected to a printed circuit board using only the volume solder provided by the solder paste, as shown in FIGS. 3A and 3B. The volume of solder provided by solder paste alone is sometimes insufficient to form a reliable solder interconnect, as illustrated in FIG. 3B.
  • [0049]
    FIG. 11B illustrates the addition of solder elements to the printed circuit board in one embodiment of the present invention. Solder paste 408 and 409 is printed over signal pad 404 and conductive regions 406, respectively. Solder mask 401 protects areas of the printed circuit board where solder is not desired. Because the component package 402 contains no solder on either conductive pads 421 or signal pad 422, and because the volume of solder provided by the solder paste 408 and 409 is insufficient, additional solder elements 416 are placed onto the printed circuit board 400 by the method of the present invention. In one embodiment of the present invention, additional solder elements are provided in areas of the printed circuit board where additional solder volume is desired.
  • [0050]
    Component package 402 is positioned over solder paste regions 408 and 409. In one embodiment of the present invention, the component package is positioned such that the conductive pads 421 and 422 of the component package are aligned with the solder paste structures 408 and 409 on the printed circuit board, without regard to the placement of solder balls 416.
  • [0051]
    FIG. 11C illustrates the printed circuit board and component package of FIG. 11B after the solder paste and solder balls are reflowed to form solder interconnections 423. Solder interconnections 423 mechanically and electrically connect the component package with conductive planes 406 and signal pad 404 on the printed circuit board. Because additional solder volume has been added to the interconnection, the component standoff 426 is adequate.
  • [0052]
    FIG. 12 illustrates the increase in solder interconnection area formed by this method over that of the prior art method. The increase in solder interconnection area decreases the resistance of the interconnection. This allows a higher current draw by the component. The increased interconnection area also decreases the power density of the interconnect. The percentage improvement in resistance can be calculated by comparing the relative areas of the interconnect structures formed by the prior art method 912 and the interconnect structure formed by the method of the present invention 922. Assuming a ball diameter 932 of 0.5 mm, and a ball pitch 934 of 0.8 mm, the increase in area, and thus the resistance improvement, is roughly 150%. The same increase in metal area is expected to improve the effective heat transfer coefficient between the component and the printed circuit board by approximately 150% as well. Using the method of the present invention it is possible for a printed circuit board to act as a primary heatsink for high-power components such as power MOSFETs or microprocessors.

Claims (8)

1-21. (canceled)
22. A printed circuit board, comprising:
a plurality of conductive regions;
a layer of solder paste applied to the plurality of conductive regions; and
a plurality of solder balls placed onto the layer of solder paste in at least one of the plurality of conductive regions.
23. The printed circuit board of claim 22, wherein the plurality of solder balls are located in a region where additional solder volume is desired.
24. The printed circuit board of claim 22, further comprising at least one component package placed over at least one of the plurality of conductive regions containing a plurality of solder balls, wherein the component package contains component solder balls.
25. The printed circuit board of claim 24, wherein each of the plurality of solder balls are located interstitial to the component solder balls.
26. A printed circuit board, comprising:
a component attach region;
at least one signal pad formed in the component attach region, the at least one signal pad electrically coupled with at least one signal line;
at least one conductive plane formed in the component attach region;
a layer of solder paste applied to the at least one signal pad and the at least one conductive plane;
a stencil placed over the printed circuit board; and
a plurality of solder balls placed onto the layer of solder paste over the at least one conductive plane.
27. The printed circuit board of claim 26, wherein the stencil contains a plurality of openings over the at least one conductive plane.
28. The printed circuit board of claim 26, further comprising a solder mask.
US11148535 2003-04-30 2005-06-08 Method for improved high current component interconnections Abandoned US20050225953A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10427681 US7538440B2 (en) 2003-04-30 2003-04-30 Method for improved high current component interconnections
US11148535 US20050225953A1 (en) 2003-04-30 2005-06-08 Method for improved high current component interconnections

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11148535 US20050225953A1 (en) 2003-04-30 2005-06-08 Method for improved high current component interconnections

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10427681 Division US7538440B2 (en) 2003-04-30 2003-04-30 Method for improved high current component interconnections

Publications (1)

Publication Number Publication Date
US20050225953A1 true true US20050225953A1 (en) 2005-10-13

Family

ID=33310225

Family Applications (3)

Application Number Title Priority Date Filing Date
US10427681 Active 2024-05-22 US7538440B2 (en) 2003-04-30 2003-04-30 Method for improved high current component interconnections
US11148535 Abandoned US20050225953A1 (en) 2003-04-30 2005-06-08 Method for improved high current component interconnections
US11657197 Abandoned US20070125833A1 (en) 2003-04-30 2007-01-23 Method for improved high current component interconnections

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10427681 Active 2024-05-22 US7538440B2 (en) 2003-04-30 2003-04-30 Method for improved high current component interconnections

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11657197 Abandoned US20070125833A1 (en) 2003-04-30 2007-01-23 Method for improved high current component interconnections

Country Status (1)

Country Link
US (3) US7538440B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7538440B2 (en) 2003-04-30 2009-05-26 Intel Corporation Method for improved high current component interconnections

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7955898B2 (en) * 2007-03-13 2011-06-07 Micron Technology, Inc. Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US8294039B2 (en) * 2007-05-25 2012-10-23 Princo Middle East Fze Surface finish structure of multi-layer substrate and manufacturing method thereof
US7780063B2 (en) * 2008-05-15 2010-08-24 International Business Machines Corporation Techniques for arranging solder balls and forming bumps
CN101600292B (en) * 2008-06-02 2012-06-20 鸿富锦精密工业(深圳)有限公司 Circuit board
US8415567B1 (en) * 2009-02-04 2013-04-09 Rf Micro Devices, Inc. Forming soldering surfaces without requiring a solder mask
US20120049359A1 (en) * 2010-08-30 2012-03-01 Wen-Jeng Fan Ball grid array package
JP2013149948A (en) * 2011-12-20 2013-08-01 Ngk Spark Plug Co Ltd Wiring board and manufacturing method of the same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5275330A (en) * 1993-04-12 1994-01-04 International Business Machines Corp. Solder ball connect pad-on-via assembly process
US5796590A (en) * 1996-11-05 1998-08-18 Micron Electronics, Inc. Assembly aid for mounting packaged integrated circuit devices to printed circuit boards
US5847936A (en) * 1997-06-20 1998-12-08 Sun Microsystems, Inc. Optimized routing scheme for an integrated circuit/printed circuit board
US5956606A (en) * 1997-10-31 1999-09-21 Motorola, Inc. Method for bumping and packaging semiconductor die
US6319810B1 (en) * 1994-01-20 2001-11-20 Fujitsu Limited Method for forming solder bumps
US6380060B1 (en) * 2000-03-08 2002-04-30 Tessera, Inc. Off-center solder ball attach and methods therefor
US6514845B1 (en) * 1998-10-15 2003-02-04 Texas Instruments Incorporated Solder ball contact and method

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878611A (en) * 1986-05-30 1989-11-07 American Telephone And Telegraph Company, At&T Bell Laboratories Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate
US4872261A (en) * 1987-12-11 1989-10-10 Digital Equipment Corporation Method of and apparatus for surface mounting electronic components onto a printed wiring board
US5060844A (en) * 1990-07-18 1991-10-29 International Business Machines Corporation Interconnection structure and test method
US5767580A (en) * 1993-04-30 1998-06-16 Lsi Logic Corporation Systems having shaped, self-aligning micro-bump structures
JPH0738246A (en) 1993-07-22 1995-02-07 Fujitsu Ten Ltd Soldering method and molding solder used therein
US5346118A (en) * 1993-09-28 1994-09-13 At&T Bell Laboratories Surface mount solder assembly of leadless integrated circuit packages to substrates
US5523920A (en) * 1994-01-03 1996-06-04 Motorola, Inc. Printed circuit board comprising elevated bond pads
US5872051A (en) * 1995-08-02 1999-02-16 International Business Machines Corporation Process for transferring material to semiconductor chip conductive pads using a transfer substrate
JP3201957B2 (en) * 1996-06-27 2001-08-27 インターナショナル・ビジネス・マシーンズ・コーポレーション Metal bumps, a method of manufacturing a metal bump, a connection structure
JPH10135613A (en) * 1996-10-28 1998-05-22 Ngk Spark Plug Co Ltd Wiring board
WO1998056217A1 (en) * 1997-06-04 1998-12-10 Ibiden Co., Ltd. Soldering member for printed wiring boards
US6253992B1 (en) * 1998-03-18 2001-07-03 Tessera, Inc. Solder ball placement fixtures and methods
US6410415B1 (en) * 1999-03-23 2002-06-25 Polymer Flip Chip Corporation Flip chip mounting technique
EP1175276B1 (en) * 1999-04-07 2004-06-23 MV Research Limited Material inspection
KR100411554B1 (en) * 2000-01-13 2003-12-18 가부시키가이샤 히타치세이사쿠쇼 Method of producing electronic part with bumps and mehtod of producing electronic part
US6876072B1 (en) * 2000-10-13 2005-04-05 Bridge Semiconductor Corporation Semiconductor chip assembly with chip in substrate cavity
JP3910363B2 (en) * 2000-12-28 2007-04-25 富士通株式会社 An external connection terminal
US6830463B2 (en) * 2002-01-29 2004-12-14 Fci Americas Technology, Inc. Ball grid array connection device
US6793505B2 (en) * 2002-03-26 2004-09-21 Intel Corporation Ganged land grid array socket contacts for improved power delivery
US7138583B2 (en) * 2002-05-08 2006-11-21 Sandisk Corporation Method and apparatus for maintaining a separation between contacts
US6713871B2 (en) * 2002-05-21 2004-03-30 Intel Corporation Surface mount solder method and apparatus for decoupling capacitance and process of making
US6740577B2 (en) * 2002-05-21 2004-05-25 St Assembly Test Services Pte Ltd Method of forming a small pitch torch bump for mounting high-performance flip-flop devices
US6933449B2 (en) * 2002-07-10 2005-08-23 Intel Corporation Selective area solder placement
US7129577B2 (en) * 2003-02-27 2006-10-31 Power-One, Inc. Power supply packaging system
US7538440B2 (en) 2003-04-30 2009-05-26 Intel Corporation Method for improved high current component interconnections
US20050225942A1 (en) * 2004-04-07 2005-10-13 First International Computer Inc. Plug-in cooling device
US7109587B1 (en) * 2004-05-25 2006-09-19 National Semiconductor Corporation Apparatus and method for enhanced thermal conductivity packages for high powered semiconductor devices
JP4095049B2 (en) * 2004-08-30 2008-06-04 シャープ株式会社 Reliable semiconductor device using an electrode hermetically sealed

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5275330A (en) * 1993-04-12 1994-01-04 International Business Machines Corp. Solder ball connect pad-on-via assembly process
US6319810B1 (en) * 1994-01-20 2001-11-20 Fujitsu Limited Method for forming solder bumps
US5796590A (en) * 1996-11-05 1998-08-18 Micron Electronics, Inc. Assembly aid for mounting packaged integrated circuit devices to printed circuit boards
US5847936A (en) * 1997-06-20 1998-12-08 Sun Microsystems, Inc. Optimized routing scheme for an integrated circuit/printed circuit board
US5956606A (en) * 1997-10-31 1999-09-21 Motorola, Inc. Method for bumping and packaging semiconductor die
US6514845B1 (en) * 1998-10-15 2003-02-04 Texas Instruments Incorporated Solder ball contact and method
US6380060B1 (en) * 2000-03-08 2002-04-30 Tessera, Inc. Off-center solder ball attach and methods therefor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7538440B2 (en) 2003-04-30 2009-05-26 Intel Corporation Method for improved high current component interconnections

Also Published As

Publication number Publication date Type
US7538440B2 (en) 2009-05-26 grant
US20040216917A1 (en) 2004-11-04 application
US20070125833A1 (en) 2007-06-07 application

Similar Documents

Publication Publication Date Title
US5572405A (en) Thermally enhanced ball grid array package
US7256479B2 (en) Method to manufacture a universal footprint for a package with exposed chip
US6232147B1 (en) Method for manufacturing semiconductor device with pad structure
US7960827B1 (en) Thermal via heat spreader package and method
US6639324B1 (en) Flip chip package module and method of forming the same
US6020637A (en) Ball grid array semiconductor package
US5942795A (en) Leaded substrate carrier for integrated circuit device and leaded substrate carrier device assembly
US5796170A (en) Ball grid array (BGA) integrated circuit packages
US6340793B1 (en) Semiconductor device
US6323065B1 (en) Methods for manufacturing ball grid array assembly semiconductor packages
US5864470A (en) Flexible circuit board for ball grid array semiconductor package
US5866943A (en) System and method for forming a grid array device package employing electomagnetic shielding
US6146921A (en) Cavity mold cap BGA package with post mold thermally conductive epoxy attach heat sink
US6521845B1 (en) Thermal spreading enhancements for motherboards using PBGAs
US5933713A (en) Method of forming overmolded chip scale package and resulting product
US7528467B2 (en) IC substrate with over voltage protection function
US5780776A (en) Multilayer circuit board unit
US6514845B1 (en) Solder ball contact and method
US6607942B1 (en) Method of fabricating as grooved heat spreader for stress reduction in an IC package
US6395582B1 (en) Methods for forming ground vias in semiconductor packages
US5639695A (en) Low-profile ball-grid array semiconductor package and method
US6750546B1 (en) Flip-chip leadframe package
US6084295A (en) Semiconductor device and circuit board used therein
US6816385B1 (en) Compliant laminate connector
US5281684A (en) Solder bumping of integrated circuit die