New! View global litigation for patent families

US20050127397A1 - Gallium nitride materials including thermally conductive regions - Google Patents

Gallium nitride materials including thermally conductive regions Download PDF

Info

Publication number
US20050127397A1
US20050127397A1 US11050598 US5059805A US2005127397A1 US 20050127397 A1 US20050127397 A1 US 20050127397A1 US 11050598 US11050598 US 11050598 US 5059805 A US5059805 A US 5059805A US 2005127397 A1 US2005127397 A1 US 2005127397A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
heat
device
nitride
gallium
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11050598
Inventor
Ricardo Borges
Kevin Linthicum
T. Weeks
Thomas Gehrke
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nitronex Corp
Original Assignee
Nitronex Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

The invention includes providing gallium nitride materials including thermally conductive regions and methods to form such materials. The gallium nitride materials may be used to form semiconductor devices. The thermally conductive regions may include heat spreading layers and heat sinks. Heat spreading layers distribute heat generated during device operation over relatively large areas to prevent excessive localized heating. Heat sinks typically are formed at either the backside or topside of the device and facilitate heat dissipation to the environment. It may be preferable for devices to include a heat spreading layer which is connected to a heat sink at the backside of the device. A variety of semiconductor devices may utilize features of the invention including devices on silicon substrates and devices which generate large amounts of heat such as power transistors.

Description

    RELATED APPLICATIONS
  • [0001]
    This application is a continuation application of U.S. application Ser. No. 09/792,409, entitled “Gallium Nitride Materials Including Thermally Conductive Regions”, filed Feb. 23, 2001, which is incorporated herein by reference.
  • FIELD OF INVENTION
  • [0002]
    The invention relates generally to semiconductor materials and, more particularly, to gallium nitride materials and methods of producing gallium nitride materials.
  • BACKGROUND OF INVENTION
  • [0003]
    Gallium nitride materials include gallium nitride (GaN) and its alloys such as aluminum gallium nitride (AlGaN), indium gallium nitride (InGaN), and aluminum indium gallium nitride (AlInGaN). These materials are semiconductor compounds that have a relatively wide, direct bandgap which permits highly energetic electronic transitions to occur. Such electronic transitions can result in gallium nitride materials having a number of attractive properties including the ability to efficiently emit blue light, the ability to transmit signals at high frequency, and others. Accordingly, gallium nitride materials are being widely investigated in many semiconductor device applications such as transistors, field emitters, and optoelectronic devices.
  • [0004]
    Gallium nitride materials have been formed on a number of different substrates including silicon carbide (SiC), sapphire, and silicon. Device structures, such as doped regions, may then be formed within the gallium nitride material region. In certain device applications, heat is generated as a result of resistance to current flow within the device. In particular, active device areas and/or highly resistive regions may generate large amounts of localized heat. The excessive heat may damage the device or cause performance problems. Therefore, it is desirable to distribute and/or dissipate heat generated within the device.
  • [0005]
    Certain substrates, such as SiC, are relatively good thermal conductors which can facilitate heat distribution and/or dissipation during device operation. However, silicon only moderately conducts heat. Therefore, heat generally is not efficiently distributed or dissipated through silicon substrates.
  • SUMMARY OF INVENTION
  • [0006]
    The invention includes providing gallium nitride materials including thermally conductive regions and methods to form such materials. The gallium nitride materials may be used to form semiconductor devices. The thermally conductive regions may include heat spreading layers and heat sinks. Heat spreading layers distribute heat generated during device operation over relatively large areas to prevent excessive localized heating. Heat sinks typically are formed at either the backside or topside of the device and facilitate heat dissipation to the environment. It may be preferable for devices to include a heat spreading layer which is connected to a heat sink at the backside of the device. A variety of semiconductor devices may utilize features of the invention including devices on silicon substrates and devices which generate large amounts of heat such as power transistors.
  • [0007]
    In one aspect, the invention provides a semiconductor structure. The semiconductor structure includes a substrate and a gallium nitride material region formed over the substrate. The semiconductor structure further includes a heat spreading layer formed over the substrate. The heat spreading layer has a greater thermal conductivity than that of the gallium nitride material region. The semiconductor structure further includes a heat sink formed in the semiconductor structure.
  • [0008]
    In another aspect, the invention provides a semiconductor structure. The semiconductor structure includes a substrate and a gallium nitride material region formed over the substrate. A semiconductor device is formed, at least in part, in the gallium nitride material region. The semiconductor structure includes a heat spreading layer formed over the substrate. The heat spreading layer has a greater thermal conductivity than that of each of the gallium nitride material region and the substrate.
  • [0009]
    In another aspect, the invention provides a semiconductor structure. The semiconductor structure includes a substrate and a gallium nitride material region formed over the substrate. A heat sink extends from a surface of the semiconductor structure.
  • [0010]
    In another aspect, the invention provides a semiconductor structure. The semiconductor structure includes a silicon substrate and a gallium nitride material region formed over the substrate. A semiconductor device is formed, at least in part, in the gallium nitride material region. The semiconductor structure further includes a thermal region capable of distributing and dissipating heat generated by the device.
  • [0011]
    In another aspect, the invention provides a method of forming a semiconductor structure. The method includes forming a heat spreading layer over a substrate, forming a gallium nitride material region over the substrate, and forming a heat sink in the semiconductor structure. The heat spreading layer has a greater thermal conductivity than that of the gallium nitride material region.
  • [0012]
    In another aspect, the invention provides a method of forming a semiconductor structure. The method includes forming a heat spreading layer over a substrate, and forming a gallium nitride material region over the substrate. The heat spreading layer has a greater thermal conductivity than that of both the gallium nitride material region and the substrate.
  • [0013]
    In another aspect, the invention provides a method of forming a semiconductor structure. The method includes forming a gallium nitride material region over a substrate, and forming a heat sink extending from a surface of the semiconductor structure.
  • [0014]
    Among other advantages, the invention provides a mechanism for effectively distributing and/or dissipating heat in gallium nitride material devices. The devices, thus, can operate under conditions which generate amounts of heat that would otherwise result in damage and/or performance problems.
  • [0015]
    The invention also enables heat distribution and dissipation in gallium nitride devices formed on substrates, such as silicon, which are poor or moderate thermal conductors. Despite its poor thermal conductivity, it may be advantageous to form devices on silicon substrates due to other advantages associated with silicon substrates including availability, cost, size, and ease of processing.
  • [0016]
    In other embodiments, the invention provides a mechanism for effectively adding heat to gallium nitride material devices, for example, to maintain a substantially constant temperature of the device which may be desired in certain applications.
  • [0017]
    It should be understood that not every embodiment of the invention has all of the advantages described herein. Other advantages, aspects, and features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0018]
    FIG. 1 illustrates a gallium nitride material device including a heat spreading layer connected to a heat sink according to one embodiment of the present invention.
  • [0019]
    FIG. 2 illustrates a gallium nitride material device including a heat sink that extends through the heat spreading layer according to one embodiment of the present invention.
  • [0020]
    FIG. 3 illustrates a gallium nitride material device including a heat sink formed from conductive material deposited within a via that extends from a backside of a device according to one embodiment of the present invention.
  • [0021]
    FIG. 4 illustrates a gallium nitride material device including a heat sink with an interface layer according to one embodiment of the present invention.
  • [0022]
    FIG. 5 is a side view of a gallium nitride material device including a heat sink channel that extends laterally across the device according to one embodiment of the present invention.
  • [0023]
    FIG. 6 illustrates a gallium nitride material device that includes a heat spreading layer that is not in direct contact with a heat sink according to one embodiment of the present invention.
  • [0024]
    FIG. 7 illustrates a gallium nitride material device that includes a heat spreading layer without a heat sink according to one embodiment of the present invention.
  • [0025]
    FIG. 8 illustrates a gallium nitride material device that includes a heat sink without a heat spreading layer according to one embodiment of the present invention.
  • [0026]
    FIG. 9 illustrates a gallium nitride material device that includes a heat sink that extends from a topside of the device according to one embodiment of the present invention.
  • [0027]
    FIG. 10 illustrates a gallium nitride material device that includes a heat sink that directly contacts a heat generation region according to one embodiment of the present invention.
  • [0028]
    FIG. 11 illustrates a gallium nitride material device that includes a heat spreading layer at a topside of the device according to one embodiment of the present invention.
  • DETAILED DESCRIPTION OF INVENTION
  • [0029]
    The invention provides gallium nitride material devices including thermally conductive regions and methods to form such devices.
  • [0030]
    Referring to FIG. 1, a semiconductor device 10 according to one embodiment of the invention is shown. Device 10 includes a gallium nitride material device region 12 formed over a substrate 14. As described further below, device structures are typically formed, at least in part, within gallium nitride material device region 12. A heat spreading layer 16 is formed between gallium nitride material region 12 and substrate 14. Heat spreading layer 16 distributes heat generated within device region 12 which otherwise may damage the device or effect performance. In the illustrative embodiment, device 10 also includes a heat sink 18 that extends from a backside 20 of the device. As shown, heat sink 18 is connected to spreading layer 16 so that heat conducted from the spreading layer may be dissipated, for example to the environment, by the heat sink.
  • [0031]
    It should be understood that when a layer is referred to as being “on” or “over” another layer or substrate, it can be directly on the layer or substrate, or an intervening layer also may be present. A layer that is “directly on” another layer or substrate means that no intervening layer is present. It should also be understood that when a layer is referred to as being “on” or “over” another layer or substrate, it may cover the entire layer or substrate, or a portion of the layer or substrate. As referred to herein, the term “backside” refers to the bottom surface of the device and the term “topside” refers to the upper surface of the device. Thus, the topside is opposite the backside of the device.
  • [0032]
    Heat spreading layer 16 conducts heat away from device region 12. In particular, spreading layer 16 conducts heat away from areas within device region 12 which generate large amounts of heat such as active device areas and/or highly resistive areas (i.e., hot spots). As described further below, spreading layer 16 is preferably designed to conduct heat sufficiently to prevent excessive localized heating which otherwise would result in damage and/or effect performance of device 10. Such damage can include structural and/or chemical damage which can degrade electronic properties of the device such as the breakdown voltage and carrier mobility.
  • [0033]
    Heat is distributed throughout the volume of spreading layer 16. Because the surface area of spreading layer 16 is typically much greater than its thickness, heat is primarily distributed over the surface area of the spreading layer. Thus, the spreading layer generally functions to distribute heat laterally over device 10.
  • [0034]
    Heat spreading layer 16 may be formed of any suitable material that has sufficient thermal conductive properties. Generally, heat spreading layer 16 has a higher thermal conductivity than that of gallium nitride material device region 12. In some preferred embodiments, such as when a silicon substrate 14 is utilized, heat spreading layer 16 also has a higher thermal conductivity than that of substrate 14. Heat spreading layer 16, for example, has a thermal conductivity of greater than or equal to about 1.7 W/m2·K. In other cases, when a greater conductivity is required, spreading layer 16 may have a thermal conductivity of greater than or equal to about 2.5 W/m2·K. In still other cases, when greater conductivities are desired, spreading layer 16 may have a thermal conductivity of greater than or equal to about 4.5 W/m2·K. Examples of suitable materials for heat spreading layer 16 include, but are not limited to, silicon carbide (SiC); alloys of silicon carbide and aluminum nitride (AlNxSiC(1-x)); and Group III nitrides including aluminum nitride (AlN), boron nitride (BN), and aluminum gallium nitride alloys having greater than 0.5 mole fraction of aluminum (e.g., AlxGa(1-x)N, wherein x>0.5). It should be understood that the heat spreading layer may also be made of other materials having sufficient thermal conductive properties. Aluminum nitride (AlN) heat spreading layers may be particularly preferred in some embodiments, for example, because of their ability to have other functions within device 10 such as buffer layers.
  • [0035]
    In some embodiments, heat spreading layer 16 has a constant composition throughout its thickness (t). In other embodiments, heat spreading layer 16 has a composition that varies across at least a portion of its thickness. For example, heat spreading layer 16 may include more than one layer having separate compositions. Also, heat spreading layer 16 may be a portion of a compositionally-graded transition layer formed between substrate 14 and gallium nitride material region 12. Compositionally-graded transition layers have been described in co-pending, commonly-owned, U.S. patent application Ser. No. 09/736,972, entitled “Gallium Nitride Materials and Methods,” filed on Dec. 14, 2000, which is incorporated herein by reference. Compositionally-graded transition layers also are effective in reducing crack formation in gallium nitride material device region 12 by lowering thermal stresses that result from differences in thermal expansion rates between the gallium nitride material and substrate 14 (e.g., silicon). In some embodiments, spreading layer 16 is a portion of a compositionally-graded transition layer composed of an alloy of aluminum gallium nitride (e.g., AlxGa(1-x)N or AlxInyGa(1-x-y)N) having greater than 0.5 mole fraction of aluminum (AlxGa(1-x)N, x>0.5).
  • [0036]
    The dimensions of heat spreading layer 16 depend in part upon the requirements for the particular application. Generally, heat spreading layer 16 has a thickness (t) of between about 5 nm and about 5 microns, though other dimensions also are possible. In some embodiments, relative thick (e.g., between about 100 nm and about 5 micron) heat spreading layers may be preferred to provide larger volumes which increase the amount of heat that may be distributed in the layer. In other cases, relatively thin (e.g., between about 5 nm and about 50 nm) heat spreading layers may be preferred to reduce lattice related stresses which may increase mechanical reliability during use.
  • [0037]
    In the embodiment of FIG. 1, heat spreading layer 16 extends over the entire surface area of substrate 14. In many cases, for example to maximize heat distribution over device 10, it is preferable to have heat spreading layer 16 extend over the entire surface area of substrate 14. In other cases, heat spreading layer 16 may extend over only a portion of the entire surface area of substrate 14. As shown in FIG. 2, one or more electrical contacts 19 may extend through heat spreading layer 16 to provide electrical conduction therethrough. In other embodiments (not shown) heat spreading layer 16 may only be formed proximate areas which generate excessive amounts of heat (e.g., device regions, or highly resistive regions).
  • [0038]
    As shown in FIG. 1, heat spreading layer 16 is connected to heat sink 18 to permit conduction from the spreading layer to the heat sink. In the illustrative embodiment, heat sink 18 is positioned at backside 20 to increase dissipation of heat, for example, to the environment. In other cases, heat sink 18 may be positioned at a topside surface of the device (as shown in FIG. 9). In some cases, heat sink 18 is most effective when located proximate regions which generate large amounts of heat. It should also be understood that more than one heat sink may be utilized in the same device 10.
  • [0039]
    Heat sink 18 may dissipate the heat according to different mechanisms which depend upon the particular design of the heat sink. FIGS. 3 to 5 show different embodiments of heat sink 18.
  • [0040]
    In the embodiment of FIG. 3, a device 21 has a heat sink 18 a including a conductive material 22 deposited within a via 24 that extends from backside 20. Conductive material 22 conducts heat away from device 21 to the environment and/or to a supporting structure (e.g., a platen which may be cooled by water or air) which contacts heat sink 18 during use of device 21. Thus, heat sink 18 a removes heat from device 21.
  • [0041]
    The exact dimensions and shape of via 24 depend upon the application. A typical cross-sectional area diameter of between about 300 and 500 microns at backside 20. It may be preferable for via 24 to be tapered inward away from backside 20, as shown, thus giving the via a cone shape. The inward taper can facilitate deposition of conductive material 22 within via 24. The via may taper, for example, to a diameter between about 25 microns and 75 microns.
  • [0042]
    Conductive material 22 generally may be any material having sufficient conductivity to prevent excessive heating of device 21. When the device includes both heat sink 18 and spreading layer 16, as shown in FIG. 1, it may be desirable for conductive material 22 to have a greater thermal conductivity than the material that forms the spreading layer to most efficiently dissipate heat from the device. Conductive material 22, for example, has a thermal conductivity of greater than about 3.0 W/m2·K. In other embodiments, conductive material 22 has a significantly greater thermal conductivity (e.g., greater than about 30 W/m2·K) which may enable relatively large amounts of heat to be dissipated.
  • [0043]
    Examples of suitable materials for conductive material 22 include, but are not limited to, copper, gold, polycrystalline diamond, aluminum nitride, silicon carbide, and aluminum gallium nitride alloys having greater than 0.5 mole fraction of aluminum. In some cases, processing considerations may determine, at least in part, the composition of conductive material 22. Metals that can be sputtered, such as copper and gold, may be preferred in certain cases to facilitate deposition into via 24.
  • [0044]
    In the embodiment of FIG. 4, a device 23 has a heat sink 18 b that includes an interface layer 26 deposited on walls of via 24 prior to the deposition of conductive material 22. Interface layer 26 may have a number of functions including: preventing chemical interaction between conductive material 22 and substrate 14; preventing diffusion between the conductive material and the substrate; and, improving the adherence between the conductive material and the substrate. Interface layer 26 is typically also made of a conductive material so as maintain conduction to heat sink 18 b. Examples of suitable materials for interface layer 26 are titanium and titanium/tungsten alloys. As shown, interface layer 26 may also be formed to cover backside 20 of the device, for example, for passivation functions.
  • [0045]
    In the embodiment of FIG. 5, a device 25 has a heat sink 18 c formed by a channel 28 that extends laterally across device 25 on backside 20. Channel 28 increases the surface area of backside 20 exposed to the environment which can increase the amount of heat dissipated by heat sink 18. The dimensions of channel 28 depend at least in part upon the cooling requirements and more than one channel may be utilized on the same device. In some embodiments, walls of channel 28 may be coated, for example, with a conductive material. To increase cooling of device 25, a cooling medium may be forced through channel 28. Suitable cooling mediums include gases (e.g., air) or liquids (e.g., liquid He, liquid N2).
  • [0046]
    In certain preferred embodiments of the invention, substrate 14 is a silicon substrate. Silicon substrates are relatively inexpensive, may be processed using known techniques, and are readily available in a variety of sizes (including large diameters such as 6 inches (150 mm) and 8 inches (200 mm)). A silicon substrate, as used herein, refers to any substrate that includes a silicon layer at its top surface. Examples of suitable silicon substrates include substrates that are composed of bulk silicon (e.g., silicon wafers), silicon-on-insulator (SOI) substrates, silicon-on-sapphire substrates (SOS), and separation by implanted oxygen (SIMOX) substrates, amongst others. High-quality single-crystal silicon substrates are used in many embodiments. Silicon substrates having different crystallographic orientations may be used. In some cases, silicon (111) substrates are preferred. In other cases, silicon (100) substrates are preferred.
  • [0047]
    It should be understood that in other embodiments, substrates other than silicon substrates may be used such as sapphire and silicon carbide substrates.
  • [0048]
    The thermal regions of the present invention may be particularly useful when utilizing silicon substrates because silicon has a relatively low thermal conductivity. Thus, silicon substrates generally do not effectively spread or dissipate heat generated in device 10. It should be understood that other types of substrates that have better thermal conductivities than silicon (e.g., silicon carbide) may also benefit from utilizing the thermal regions of the present invention by further enhancing the spreading or dissipation of heat.
  • [0049]
    Substrate 14 may have any dimensions and its particular dimensions are dictated by the application. Suitable diameters include, but are not limited to, 2 inches (50 mm), 4 inches (100 mm), 6 inches (150 mm), and 8 inches (200 mm). In some embodiments, silicon substrate 14 is relatively thick, for example, greater than 250 microns. Thicker substrates are generally able to resist bending which can occur, in some cases, in thinner substrates. In some embodiments, silicon substrate 14 preferably is thin (e.g., less than 100 microns), for example, to facilitate the formation of via 24 therethrough.
  • [0050]
    Gallium nitride material device region 12 comprises at least one gallium nitride material layer. In some cases, gallium nitride material device region 12 includes only one gallium nitride material layer. In other cases, gallium nitride material device region 12 includes more than one gallium nitride material layer. When more than one gallium nitride material layer is provided in device region 12, the respective layers may have different compositions and/or contain different dopants. The different layers can form different regions of the semiconductor structure. Gallium nitride material region also may include one or more layers having compositions that are non-gallium nitride materials.
  • [0051]
    As used herein, the phrase “gallium nitride material” refers to gallium nitride (GaN) and any of its alloys, such as aluminum gallium nitride (AlxGa(1-x)N), indium gallium nitride (InyGa(1-y)N), aluminum indium gallium nitride (AlxInyGa(1-x-y)N) gallium arsenide phosporide nitride (GaASaPbN(1-a-b)), aluminum indium gallium arsenide phosporide nitride (AlxInyGa(1-x-y)ASaPbN(1-a-b)), amongst others. Typically, when present, arsenic and/or phosphorous are at low concentrations (i.e., less than 5 weight percent). In certain preferred embodiments, the gallium nitride material has a high concentration of gallium and includes little or no amounts of aluminum and/or indium. In high gallium concentration embodiments, the sum of (x+y) may be less than 0.4, less than 0.2, less than 0.1, or even less. In some cases, it is preferable for the gallium nitride material layer to have a composition of GaN (i.e., x+y=0). Gallium nitride materials may be doped n-type or p-type, or may be intrinsic. Suitable gallium nitride materials have been described in U.S. patent application Ser. No. 09/736,972, incorporated herein.
  • [0052]
    Gallium nitride material region 12 is generally of high enough quality so as to permit the formation of devices therein. Preferably, gallium nitride material region 12 has a low crack level and a low defect level. In some cases, device 10 may include one or more buffer or transition layers (not shown), including the compositionally-graded transition layer described above, which may reduce crack and/or defect formation. In some embodiments, gallium nitride material region 12 has less than 109 defects/cm2. Gallium nitride materials having low crack levels have been described in U.S. patent application Ser. No. 09/736,972, incorporated herein. In some cases, gallium nitride material region 12 has a crack level of less than 0.005 μm/μm2. In some cases, gallium nitride material has a very low crack level of less than 0.001 μm/μm2. In certain cases, it may be preferable for gallium nitride material region 12 to be substantially crack-free as defined by a crack level of less than 0.0001 μm/μm2.
  • [0053]
    In certain cases, gallium nitride material region 12 includes a layer or layers which have a monocrystalline structure. In some preferred cases, gallium nitride material region 12 includes one or more layers having a Wurtzite (hexagonal) structure.
  • [0054]
    The thickness of gallium nitride material device region 12 and the number of different layers are dictated at least in part by the requirements of the specific application. At a minimum, the thickness of gallium nitride material device region 12 is sufficient to permit formation of the desired device. Gallium nitride material device region 12 generally has a thickness of greater than 0.1 micron, though not always. In other cases, gallium nitride material region 12 has a thickness of greater than 0.5 micron, greater than 0.75 micron, greater than 1.0 microns, greater than 2.0 microns, or greater than 5.0 microns.
  • [0055]
    FIG. 1 illustrates an embodiment in which heat spreading layer 16 is connected to heat sink 18. It should be understood that other embodiments may have other structures.
  • [0056]
    As shown in FIG. 6, device 30 includes heat spreading layer 16 that is not in direct contact with heat sink 18. The embodiment of FIG. 6 may provide sufficient heat distribution and dissipation. In some cases, it may be advantageous for heat sink 18 not to extend to spreading layer 16, for example, for processing reasons.
  • [0057]
    FIG. 7 shows a device 32 that includes a heat spreading layer 16 without a heat sink. Device 32 may be appropriate when heat spreading layer 16 adequately distributes heat, without the need for heat sink 18 to further dissipate heat to the environment or a supporting structure.
  • [0058]
    FIG. 8 shows a device 34 that includes a heat sink 18 without a heat spreading layer. Device 34 may be used when heat dissipation within heat sink 18 is required without the need to distribute heat using spreading layer 16.
  • [0059]
    FIG. 9 illustrates a device 35 that includes a heat sink 18 that extends from a topside 37 of the device. The embodiment of FIG. 9 may be preferred when it is advantageous for heat sink 18 to extend from topside 37 rather than backside 20, for example, for processing reasons.
  • [0060]
    FIG. 10 illustrates a device 38 that includes a heat sink 18 that extends from backside 20 to directly contact a heat generation region 40, for example, within gallium nitride material device region 12. Heat generation region 40, for example, can be an active device area or a highly resistive region. The embodiment of FIG. 10 may facilitate removal of heat from a highly localized region.
  • [0061]
    FIG. 11 illustrates a gallium nitride material device 42 that includes a heat spreading layer 16 at a topside 37 of the device. It should also be understood that the heat spreading layer may also be positioned elsewhere in the device including within gallium nitride material device region 12.
  • [0062]
    Though not illustrated in the figures, the devices of the invention may also include any number of other structures known in the art of semiconductor processing such as electrically insulating regions, doped regions, contact pads, and the like. When present, contact pads may be formed on the device topside, backside, or both. Contact pads are formed of an electrically conductive material and can provide connection to terminals of an appropriate power source through wire bonding, air bridging and the like. In certain cases when composed of a conductive material, heat sink 18 may function as a backside contact pad.
  • [0063]
    The devices described herein (e.g., device 10) may be any suitable semiconductor device known in the art including electronic and optical devices. In particular, devices that generate significant amounts of heat during operation may utilize advantages of the present invention. Exemplary devices include power generating devices (e.g., power transistor) and optical devices (e.g., high power/ultra-high brightness LEDs and laser diodes). It should be understood that other devices are also possible.
  • [0064]
    In many cases, the devices may be formed entirely within gallium nitride material region 12 (i.e., the only active device regions are within gallium nitride material region 12). In other cases, the device is formed only in part within gallium nitride material region 12 and is also formed in other regions such as substrate 14.
  • [0065]
    As described above, the devices described herein can utilize thermal regions (i.e., spreading layer 16 and heat sink 18) to distribute and/or dissipate heat in order to prevent excessive heat generation within device. In other embodiments, the devices (e.g., device 10) may utilize thermal regions (i.e., spreading layer 16 and heat sink 18) to heat and/or cool the device using an external source. For example, device 10 may be heated and/or cooled to maintain a substantially constant temperature within the device. Such external sources may be connected to a feedback system which monitors the temperature of the device and controls the amount of heat and/or cooling provided by the source. Examples of devices which may utilize heating and/or cooling from an external source include pyroelectric devices and piezoelectric devices.
  • [0066]
    The semiconductor devices of the present invention may be formed using known processing techniques. Heat spreading layer 16 and gallium nitride material device region 12 may be deposited on substrate 14, for example, using metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE), amongst other techniques. In some cases, an MOCVD process may be preferred. For example, a suitable MOCVD process to form gallium nitride material device region 12 on a silicon substrate 14 has been described in U.S. patent application Ser. No. 09/736,972, incorporated herein. When gallium nitride material device region 12 has different layers, in some cases it is preferable to use a single deposition step (e.g., an MOCVD step) to form the entire device region 12. When using the single deposition step, the processing parameters are suitably changed at the appropriate time to form the different layers. In certain preferred cases, a single growth step may be used to form heat spreading layer 15 and gallium nitride material device region 12.
  • [0067]
    In some cases, it may be preferable to grow device region 12 using a lateral epitaxial overgrowth (LEO) technique that involves growing an underlying gallium nitride layer through mask openings and then laterally over the mask to form the gallium nitride material device region, for example, as described in U.S. Pat. No. 6,051,849, which is incorporated herein by reference. In some cases, it may be preferable to grow device region 12 using a pendeoepitaxial technique that involves growing sidewalls of gallium nitride material posts into trenches until growth from adjacent sidewalls coalesces to form a gallium nitride material region, for example, as described in U.S. Pat. No. 6,177,688, which is incorporated herein by reference.
  • [0068]
    Conventional etching techniques may be used to form via 24 or channel 28, when present. Suitable techniques include wet chemical etching and plasma etching (i.e., RIE, ICP etching, amongst others). A pre-determined etching time may be used to form via 24 with the desired dimensions. In other cases, an etch stop layer which has a composition that slows or stops etching may be provided within device 10 so that precise control over the etching time is not required to form via 24 with desired dimensions. In some cases, heat spreading layer 16 may function as an etch-stop layer. For example, aluminum nitride heat spreading layers may be effective at slowing or stopping etching techniques used to make via 24 in substrate 14.
  • [0069]
    Conductive material 22 may be deposited using known techniques suitable for depositing conductive materials such as metals. Such techniques include sputtering, electron beam deposition, evaporation, amongst others.
  • [0070]
    Those skilled in the art would readily appreciate that all parameters listed herein are meant to be exemplary and that the actual parameters would depend upon the specific application for which the semiconductor materials and methods of the invention are used. It is, therefore, to be understood that the foregoing embodiments are presented by way of example only and that, within the scope of the appended claims and equivalents thereto the invention may be practiced otherwise than as specifically described.

Claims (30)

  1. 1. A semiconductor structure comprising:
    a substrate;
    a gallium nitride material device region having a crack level of less than 0.005 micron/micron2 and formed over the substrate;
    a heat spreading layer formed over the substrate, the heat spreading layer having a greater thermal conductivity than that of the gallium nitride material region and capable of conducting heat generated in the gallium nitride material device region; and
    a heat sink.
  2. 2. The semiconductor structure of claim 1, wherein the heat spreading layer is formed between the substrate and the gallium nitride material region.
  3. 3. The semiconductor structure of claim 1, wherein the heat spreading layer comprises a compound of the group consisting of group III nitrides and silicon carbide.
  4. 4. The semiconductor structure of claim 1, wherein the heat spreading layer comprises AlxGa(1-x)N, wherein x>0.5.
  5. 5. The semiconductor structure of claim 1, wherein the heat spreading layer has a thermal conductivity greater than or equal to about 1.7 W/m2·K.
  6. 6. The semiconductor structure of claim 1, wherein the heat spreading layer is in direct contact with the gallium nitride material region.
  7. 7. The semiconductor structure of claim 1, wherein the heat sink extends from a surface of the semiconductor structure.
  8. 8. The semiconductor structure of claim 7, wherein the heat sink extends from a backside of the semiconductor structure.
  9. 9. The semiconductor structure of claim 7, wherein the heat sink extends from a topside of the semiconductor structure.
  10. 10. The semiconductor structure of claim 1, wherein the heat sink extends to a heat generating region within the semiconductor structure.
  11. 11. The semiconductor structure of claim 1, wherein the heat sink has a surface exposed to the environment.
  12. 12. The semiconductor structure of claim 1, wherein the heat sink is in contact with the heat spreading layer.
  13. 13. The semiconductor structure of claim 1, wherein the heat sink comprises a thermally conductive material deposited in a via.
  14. 14. The semiconductor structure of claim 1, wherein the heat sink comprises a channel.
  15. 15. The semiconductor structure of claim 1, wherein the heat sink comprises a layer.
  16. 16. The semiconductor structure of claim 1, wherein the gallium nitride material region includes a plurality of gallium nitride material layers.
  17. 17. The semiconductor structure of claim 1, wherein the semiconductor structure forms a transistor.
  18. 18. The semiconductor structure of claim 1, wherein the gallium nitride material region is substantially free of cracks.
  19. 19. The semiconductor structure of claim 1, wherein the gallium nitride material layer is monocrystalline.
  20. 20. The semiconductor structure of claim 1, wherein the heat sink comprises a via.
  21. 21. The semiconductor structure of claim 1, comprising a silicon substrate.
  22. 22. The semiconductor structure of claim 1, further comprising an electrical contact formed on the semiconductor structure.
  23. 23. A method of forming a semiconductor structure comprising:
    forming a heat spreading layer over a substrate;
    forming a device structure comprising a gallium nitride material region having a crack level of less than 0.005 micron/micron2 over the substrate; and
    forming a heat sink associated with the semiconductor structure,
    wherein the heat spreading layer has a greater thermal conductivity than that of the gallium nitride material region and is capable of conducting heat generated by the device structure.
  24. 24. The method of claim 23, wherein forming the heat sink comprising etching a via extending from the surface of the semiconductor structure.
  25. 25. The method of claim 23, further comprising processing the semiconductor structure to form a transistor.
  26. 26. The method of claim 23, further comprising processing the semiconductor structure to form a light emitting device.
  27. 27. A method of operating a semiconductor device comprising:
    operating a semiconductor device comprising a gallium nitride material region formed over a silicon substrate;
    transmitting heat generated by the device through a heat spreading layer formed over the substrate; and
    dissipating heat generated by the device through a heat sink associated with the semiconductor device.
  28. 28. The method of claim 27, wherein the device is a transistor.
  29. 29. The method of claim 27, wherein the heat sink comprises a channel.
  30. 30. The method of claim 27, further comprising passing a cooling medium through the channel.
US11050598 2001-02-23 2005-02-03 Gallium nitride materials including thermally conductive regions Abandoned US20050127397A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09792409 US6956250B2 (en) 2001-02-23 2001-02-23 Gallium nitride materials including thermally conductive regions
US11050598 US20050127397A1 (en) 2001-02-23 2005-02-03 Gallium nitride materials including thermally conductive regions

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11050598 US20050127397A1 (en) 2001-02-23 2005-02-03 Gallium nitride materials including thermally conductive regions

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09792409 Continuation US6956250B2 (en) 2001-02-23 2001-02-23 Gallium nitride materials including thermally conductive regions

Publications (1)

Publication Number Publication Date
US20050127397A1 true true US20050127397A1 (en) 2005-06-16

Family

ID=25156801

Family Applications (2)

Application Number Title Priority Date Filing Date
US09792409 Active US6956250B2 (en) 2001-02-23 2001-02-23 Gallium nitride materials including thermally conductive regions
US11050598 Abandoned US20050127397A1 (en) 2001-02-23 2005-02-03 Gallium nitride materials including thermally conductive regions

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09792409 Active US6956250B2 (en) 2001-02-23 2001-02-23 Gallium nitride materials including thermally conductive regions

Country Status (4)

Country Link
US (2) US6956250B2 (en)
EP (1) EP1386354A2 (en)
JP (1) JP4311939B2 (en)
WO (1) WO2002069373A3 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007046773A1 (en) * 2005-10-19 2007-04-26 Tinggi Technologies Private Limited Fabrication of transistors
US20070138572A1 (en) * 2005-12-15 2007-06-21 Atmel Corporation An electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US20070138628A1 (en) * 2005-12-15 2007-06-21 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US20070200116A1 (en) * 2006-01-10 2007-08-30 Christopher Harris Silicon carbide dimpled substrate
US20070272935A1 (en) * 2006-05-29 2007-11-29 Mitsubishi Electric Corporation Semiconductor device and manufacturing method therefor
US20080128722A1 (en) * 2004-03-15 2008-06-05 Shu Yuan Fabrication of Semiconductor Devices
US20080210969A1 (en) * 2005-09-29 2008-09-04 Tinggi Technologies Private Limited Fabrication of Semiconductor Devices for Light Emission
US20100047996A1 (en) * 2005-12-20 2010-02-25 Tinggi Technologies Private Limited Localized annealing during semiconductor device fabrication
US20100117107A1 (en) * 2006-09-04 2010-05-13 Shu Yuan Electrical current distribution in light emitting devices
US20100164093A1 (en) * 2008-12-31 2010-07-01 Anthony Mowry Heat dissipation in temperature critical device areas of semiconductor devices by heat pipes connecting to the substrate backside
US20110193192A1 (en) * 2006-07-13 2011-08-11 Atmel Corporation Stacked-Die Electronics Package with Planar and Three-Dimensional Inductor Elements
US8034643B2 (en) 2003-09-19 2011-10-11 Tinggi Technologies Private Limited Method for fabrication of a semiconductor device
US8309377B2 (en) 2004-04-07 2012-11-13 Tinggi Technologies Private Limited Fabrication of reflective layer on semiconductor light emitting devices
US8395167B2 (en) 2006-08-16 2013-03-12 Tinggi Technologies Private Limited External light efficiency of light emitting diodes
US9171779B2 (en) 2013-08-29 2015-10-27 Industrial Technology Research Institute Semiconductor laser structure

Families Citing this family (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2276059A1 (en) 2000-08-04 2011-01-19 The Regents of the University of California Method of controlling stress in gallium nitride films deposited on substrates
US6649287B2 (en) * 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
US6956250B2 (en) * 2001-02-23 2005-10-18 Nitronex Corporation Gallium nitride materials including thermally conductive regions
US7067849B2 (en) 2001-07-17 2006-06-27 Lg Electronics Inc. Diode having high brightness and method thereof
US6949395B2 (en) * 2001-10-22 2005-09-27 Oriol, Inc. Method of making diode having reflective layer
US7148520B2 (en) 2001-10-26 2006-12-12 Lg Electronics Inc. Diode having vertical structure and method of manufacturing the same
US20030132433A1 (en) * 2002-01-15 2003-07-17 Piner Edwin L. Semiconductor structures including a gallium nitride material component and a silicon germanium component
US6969627B2 (en) * 2002-12-13 2005-11-29 Industrial Technology Research Institute Light-emitting diode and the manufacturing method of the same
WO2005060007A1 (en) * 2003-08-05 2005-06-30 Nitronex Corporation Gallium nitride material transistors and methods associated with the same
WO2005043604A3 (en) * 2003-10-23 2005-08-25 Jagdish Narayan Growth and integration of epitaxial gallium nitride films with silicon-based devices
US7071498B2 (en) * 2003-12-17 2006-07-04 Nitronex Corporation Gallium nitride material devices including an electrode-defining layer and methods of forming the same
US20050145851A1 (en) * 2003-12-17 2005-07-07 Nitronex Corporation Gallium nitride material structures including isolation regions and methods
US7033912B2 (en) * 2004-01-22 2006-04-25 Cree, Inc. Silicon carbide on diamond substrates and related devices and methods
US7612390B2 (en) * 2004-02-05 2009-11-03 Cree, Inc. Heterojunction transistors including energy barriers
US7339205B2 (en) * 2004-06-28 2008-03-04 Nitronex Corporation Gallium nitride materials and methods associated with the same
US7361946B2 (en) * 2004-06-28 2008-04-22 Nitronex Corporation Semiconductor device-based sensors
US7687827B2 (en) * 2004-07-07 2010-03-30 Nitronex Corporation III-nitride materials including low dislocation densities and methods associated with the same
KR100612266B1 (en) * 2004-09-09 2006-08-14 삼성전자주식회사 Page width printer head assembly, ink cartridge, ink-jet printer and method for controlling the printer head assenbly
US7294324B2 (en) * 2004-09-21 2007-11-13 Cree, Inc. Low basal plane dislocation bulk grown SiC wafers
EP1831919A2 (en) * 2004-10-28 2007-09-12 Nitronex Corporation Gallium nitride/silicon based monolithic microwave integrated circuit
US7247889B2 (en) 2004-12-03 2007-07-24 Nitronex Corporation III-nitride material structures including silicon substrates
US20060204865A1 (en) * 2005-03-08 2006-09-14 Luminus Devices, Inc. Patterned light-emitting devices
US7422634B2 (en) * 2005-04-07 2008-09-09 Cree, Inc. Three inch silicon carbide wafer with low warp, bow, and TTV
US7365374B2 (en) * 2005-05-03 2008-04-29 Nitronex Corporation Gallium nitride material structures including substrates and methods associated with the same
CN101326642A (en) * 2005-10-04 2008-12-17 尼特罗奈克斯公司 Gallium nitride material transistors and methods for wideband applications
US7723759B2 (en) * 2005-10-24 2010-05-25 Intel Corporation Stacked wafer or die packaging with enhanced thermal and device performance
US7566913B2 (en) 2005-12-02 2009-07-28 Nitronex Corporation Gallium nitride material devices including conductive regions and methods associated with the same
WO2007064689A1 (en) * 2005-12-02 2007-06-07 Nitronex Corporation Gallium nitride material devices and associated methods
US7709269B2 (en) 2006-01-17 2010-05-04 Cree, Inc. Methods of fabricating transistors including dielectrically-supported gate electrodes
US7592211B2 (en) 2006-01-17 2009-09-22 Cree, Inc. Methods of fabricating transistors including supported gate electrodes
US8183574B2 (en) * 2006-04-20 2012-05-22 Nxp B.V. Thermal isolation of electronic devices in submount used for LEDs lighting applications
US7371282B2 (en) * 2006-07-12 2008-05-13 Northrop Grumman Corporation Solid solution wide bandgap semiconductor materials
WO2008021451A3 (en) * 2006-08-14 2008-07-24 Aktiv Dry Llc Human-powered dry powder inhaler and dry powder inhaler compositions
US8110838B2 (en) * 2006-12-08 2012-02-07 Luminus Devices, Inc. Spatial localization of light-generating portions in LEDs
US8222087B2 (en) 2006-12-19 2012-07-17 HGST Netherlands, B.V. Seed layer for a heat spreader in a magnetic recording head
US20090039366A1 (en) * 2007-08-08 2009-02-12 Huga Optotech Inc. Semiconductor light-emitting device with high heat-dissipation efficiency and method for fabricating the same
US7745848B1 (en) 2007-08-15 2010-06-29 Nitronex Corporation Gallium nitride material devices and thermal designs thereof
US8026581B2 (en) * 2008-02-05 2011-09-27 International Rectifier Corporation Gallium nitride material devices including diamond regions and methods associated with the same
US8343824B2 (en) * 2008-04-29 2013-01-01 International Rectifier Corporation Gallium nitride material processing and related device structures
JP5396784B2 (en) * 2008-09-09 2014-01-22 日本電気株式会社 Semiconductor device and manufacturing method thereof
JP5468761B2 (en) * 2008-09-25 2014-04-09 古河電気工業株式会社 The method of manufacturing a semiconductor device, a wafer structure and a semiconductor device
US9190560B2 (en) 2010-05-18 2015-11-17 Agency For Science Technology And Research Method of forming a light emitting diode structure and a light diode structure
US8575657B2 (en) * 2012-03-20 2013-11-05 Northrop Grumman Systems Corporation Direct growth of diamond in backside vias for GaN HEMT devices
EP2696365A3 (en) 2012-08-09 2014-02-26 Samsung Electronics Co., Ltd Semiconductor buffer structure, semiconductor device including the same, and method of manufacturing semiconductor device using semiconductor buffer structure
US20140158984A1 (en) * 2012-12-06 2014-06-12 Genesis Photonics Inc. Semiconductor structure
US20150362265A1 (en) * 2013-01-29 2015-12-17 The Trustees Of Boston College High Thermal Conductivity Materials for Thermal Management Applications
US9159641B2 (en) 2013-03-15 2015-10-13 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Nanocrystalline diamond three-dimensional films in patterned semiconductor substrates
US9190270B2 (en) 2013-06-04 2015-11-17 Samsung Electronics Co., Ltd. Low-defect semiconductor device and method of manufacturing the same
GB201520165D0 (en) * 2013-06-18 2015-12-30 Intel Corp Integrated thermoelectric cooling
KR20150046450A (en) 2013-10-21 2015-04-30 삼성전자주식회사 Semiconductor buffer structure, semiconductor device employing the same and method of manufacturing semiconductor device using the semiconductor buffer structure
US9362198B2 (en) 2014-04-10 2016-06-07 Freescale Semiconductor, Inc. Semiconductor devices with a thermally conductive layer and methods of their fabrication
US9112077B1 (en) 2014-04-28 2015-08-18 Industrial Technology Research Institute Semiconductor structure
US9704705B2 (en) 2015-09-08 2017-07-11 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation via reaction with active species
US9799520B2 (en) 2015-09-08 2017-10-24 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation via back side implantation
US9627473B2 (en) 2015-09-08 2017-04-18 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation in III-nitride material semiconductor structures
US9806182B2 (en) 2015-09-08 2017-10-31 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation using elemental diboride diffusion barrier regions
US9773898B2 (en) 2015-09-08 2017-09-26 Macom Technology Solutions Holdings, Inc. III-nitride semiconductor structures comprising spatially patterned implanted species
US9673281B2 (en) 2015-09-08 2017-06-06 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions
WO2017115479A1 (en) * 2015-12-28 2017-07-06 三菱電機株式会社 Semiconductor device and method for manufacturing semiconductor device
WO2017135401A1 (en) * 2016-02-04 2017-08-10 三菱電機株式会社 Semiconductor substrate

Citations (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4842699A (en) * 1988-05-10 1989-06-27 Avantek, Inc. Method of selective via-hole and heat sink plating using a metal mask
US4910583A (en) * 1987-06-04 1990-03-20 Licentia Patent-Verwaltungs Gmbh Semiconductor body with heat sink
US5122845A (en) * 1989-03-01 1992-06-16 Toyoda Gosei Co., Ltd. Substrate for growing gallium nitride compound-semiconductor device and light emitting diode
US5192987A (en) * 1991-05-17 1993-03-09 Apa Optics, Inc. High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
US5200641A (en) * 1990-10-04 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Semiconductor device structure including bending-resistant radiating layer
US5239188A (en) * 1991-12-18 1993-08-24 Hiroshi Amano Gallium nitride base semiconductor device
US5281830A (en) * 1990-10-27 1994-01-25 Toyoda Gosei Co., Ltd. Light-emitting semiconductor device using gallium nitride group compound
US5393993A (en) * 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US5438212A (en) * 1993-02-25 1995-08-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with heat dissipation structure
US5449930A (en) * 1990-08-01 1995-09-12 Zhou; Guo-Gang High power, compound semiconductor device and fabrication process
US5523589A (en) * 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US5739554A (en) * 1995-05-08 1998-04-14 Cree Research, Inc. Double heterojunction light emitting diode with gallium nitride active layer
US5741724A (en) * 1996-12-27 1998-04-21 Motorola Method of growing gallium nitride on a spinel substrate
US5760426A (en) * 1995-12-11 1998-06-02 Mitsubishi Denki Kabushiki Kaisha Heteroepitaxial semiconductor device including silicon substrate, GaAs layer and GaN layer #13
US5838706A (en) * 1994-09-20 1998-11-17 Cree Research, Inc. Low-strain laser structures with group III nitride active layers
US5874747A (en) * 1996-02-05 1999-02-23 Advanced Technology Materials, Inc. High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same
US5905275A (en) * 1996-06-17 1999-05-18 Kabushiki Kaisha Toshiba Gallium nitride compound semiconductor light-emitting device
US6051849A (en) * 1998-02-27 2000-04-18 North Carolina State University Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
US6060331A (en) * 1996-12-17 2000-05-09 The Regents Of The University Of California Method for making heterostructure thermionic coolers
US6069394A (en) * 1997-04-09 2000-05-30 Matsushita Electronics Corporation Semiconductor substrate, semiconductor device and method of manufacturing the same
US6084895A (en) * 1996-08-02 2000-07-04 Matsushita Electronics Corporation Semiconductor laser apparatus
US6121121A (en) * 1997-11-07 2000-09-19 Toyoda Gosei Co., Ltd Method for manufacturing gallium nitride compound semiconductor
US6153010A (en) * 1997-04-11 2000-11-28 Nichia Chemical Industries Ltd. Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device
US6177688B1 (en) * 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6201262B1 (en) * 1997-10-07 2001-03-13 Cree, Inc. Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
US20010000733A1 (en) * 1999-08-12 2001-05-03 Sony Corporation Method of manufacturing nitride system III-V compound layer and method of manufacturing substrate
US6239033B1 (en) * 1998-05-28 2001-05-29 Sony Corporation Manufacturing method of semiconductor device
US20010002048A1 (en) * 1999-11-30 2001-05-31 Masayoshi Koike Light-emitting device using group III nitride group compound semiconductor
US6255198B1 (en) * 1998-11-24 2001-07-03 North Carolina State University Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
US6261929B1 (en) * 2000-02-24 2001-07-17 North Carolina State University Methods of forming a plurality of semiconductor layers using spaced trench arrays
US20010008656A1 (en) * 1994-01-27 2001-07-19 Michael A. Tischler Bulk single crystal gallium nitride and method of making same
US6265289B1 (en) * 1998-06-10 2001-07-24 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
US20010040247A1 (en) * 2000-03-28 2001-11-15 Yuji Ando Hetero-junction field effect transistor having an intermediate layer
US20020020341A1 (en) * 2000-08-04 2002-02-21 The Regents Of The University Of California Method of controlling stress in gallium nitride films deposited on substrates
US6355497B1 (en) * 2000-01-18 2002-03-12 Xerox Corporation Removable large area, low defect density films for led and laser diode growth
US20020030195A1 (en) * 2000-07-04 2002-03-14 Shigeo Yoshii Semiconductor light-emitting device and apparatus for driving the same
US6380108B1 (en) * 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
US6403451B1 (en) * 2000-02-09 2002-06-11 Noerh Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts
US20020069816A1 (en) * 1999-12-13 2002-06-13 Thomas Gehrke Methods of fabricating gallium nitride layers on textured silicon substrates, and gallium nitride semiconductor structures fabricated thereby
US20020074552A1 (en) * 2000-12-14 2002-06-20 Weeks T. Warren Gallium nitride materials and methods
US20020098693A1 (en) * 1999-10-14 2002-07-25 Hua-Shuang Kong Single step pendeo- and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures
US6426512B1 (en) * 1999-03-05 2002-07-30 Toyoda Gosei Co., Ltd. Group III nitride compound semiconductor device
US6441393B2 (en) * 1999-11-17 2002-08-27 Lumileds Lighting U.S., Llc Semiconductor devices with selectively doped III-V nitride layers
US20020117681A1 (en) * 2001-02-23 2002-08-29 Weeks T. Warren Gallium nitride material devices and methods including backside vias
US6486502B1 (en) * 1998-06-12 2002-11-26 Cree, Inc. Nitride based transistors on semi-insulating silicon carbide substrates
US6489636B1 (en) * 2001-03-29 2002-12-03 Lumileds Lighting U.S., Llc Indium gallium nitride smoothing structures for III-nitride devices
US6521514B1 (en) * 1999-11-17 2003-02-18 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6586781B2 (en) * 2000-02-04 2003-07-01 Cree Lighting Company Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same
US6956250B2 (en) * 2001-02-23 2005-10-18 Nitronex Corporation Gallium nitride materials including thermally conductive regions
US6984840B2 (en) * 1998-05-18 2006-01-10 Fujitsu Limited Optical semiconductor device having an epitaxial layer of III-V compound semiconductor material containing N as a group V element

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2516311B1 (en) 1981-11-06 1985-10-11 Thomson Csf Holder for mounting a semiconductor chip on the base of an encapsulation casing, and this base METHOD FOR PRODUCING
JPS59163865A (en) 1983-03-08 1984-09-14 Toshiba Corp Gate turn-off thyristor
DE69622277D1 (en) 1995-09-18 2002-08-14 Hitachi Ltd Semiconductor material, method for manufacturing the semiconductor material and a semiconductor device
JP3325477B2 (en) 1996-12-25 2002-09-17 京セラ株式会社 Package for housing semiconductor chip
US6500257B1 (en) 1998-04-17 2002-12-31 Agilent Technologies, Inc. Epitaxial material grown laterally within a trench and method for producing same
JP4801306B2 (en) 2000-02-09 2011-10-26 ノースカロライナ ステート ユニバーシティー Preparation and gallium nitride semiconductor structure of gallium nitride semiconductor structures

Patent Citations (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4910583A (en) * 1987-06-04 1990-03-20 Licentia Patent-Verwaltungs Gmbh Semiconductor body with heat sink
US4842699A (en) * 1988-05-10 1989-06-27 Avantek, Inc. Method of selective via-hole and heat sink plating using a metal mask
US5122845A (en) * 1989-03-01 1992-06-16 Toyoda Gosei Co., Ltd. Substrate for growing gallium nitride compound-semiconductor device and light emitting diode
US5449930A (en) * 1990-08-01 1995-09-12 Zhou; Guo-Gang High power, compound semiconductor device and fabrication process
US5200641A (en) * 1990-10-04 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Semiconductor device structure including bending-resistant radiating layer
US5281830A (en) * 1990-10-27 1994-01-25 Toyoda Gosei Co., Ltd. Light-emitting semiconductor device using gallium nitride group compound
US5192987A (en) * 1991-05-17 1993-03-09 Apa Optics, Inc. High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
US5296395A (en) * 1991-05-17 1994-03-22 Apa Optics, Inc. Method of making a high electron mobility transistor
US5389571A (en) * 1991-12-18 1995-02-14 Hiroshi Amano Method of fabricating a gallium nitride based semiconductor device with an aluminum and nitrogen containing intermediate layer
US5239188A (en) * 1991-12-18 1993-08-24 Hiroshi Amano Gallium nitride base semiconductor device
US5438212A (en) * 1993-02-25 1995-08-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with heat dissipation structure
US5393993A (en) * 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US20010008656A1 (en) * 1994-01-27 2001-07-19 Michael A. Tischler Bulk single crystal gallium nitride and method of making same
US5523589A (en) * 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US5838706A (en) * 1994-09-20 1998-11-17 Cree Research, Inc. Low-strain laser structures with group III nitride active layers
US5739554A (en) * 1995-05-08 1998-04-14 Cree Research, Inc. Double heterojunction light emitting diode with gallium nitride active layer
US5760426A (en) * 1995-12-11 1998-06-02 Mitsubishi Denki Kabushiki Kaisha Heteroepitaxial semiconductor device including silicon substrate, GaAs layer and GaN layer #13
US5874747A (en) * 1996-02-05 1999-02-23 Advanced Technology Materials, Inc. High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same
US5905275A (en) * 1996-06-17 1999-05-18 Kabushiki Kaisha Toshiba Gallium nitride compound semiconductor light-emitting device
US6084895A (en) * 1996-08-02 2000-07-04 Matsushita Electronics Corporation Semiconductor laser apparatus
US6060331A (en) * 1996-12-17 2000-05-09 The Regents Of The University Of California Method for making heterostructure thermionic coolers
US5741724A (en) * 1996-12-27 1998-04-21 Motorola Method of growing gallium nitride on a spinel substrate
US6069394A (en) * 1997-04-09 2000-05-30 Matsushita Electronics Corporation Semiconductor substrate, semiconductor device and method of manufacturing the same
US6153010A (en) * 1997-04-11 2000-11-28 Nichia Chemical Industries Ltd. Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device
US6201262B1 (en) * 1997-10-07 2001-03-13 Cree, Inc. Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
US6121121A (en) * 1997-11-07 2000-09-19 Toyoda Gosei Co., Ltd Method for manufacturing gallium nitride compound semiconductor
US6051849A (en) * 1998-02-27 2000-04-18 North Carolina State University Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
US6984840B2 (en) * 1998-05-18 2006-01-10 Fujitsu Limited Optical semiconductor device having an epitaxial layer of III-V compound semiconductor material containing N as a group V element
US20010040245A1 (en) * 1998-05-28 2001-11-15 Hiroji Kawai Semiconductor device and its manufacturing method
US6239033B1 (en) * 1998-05-28 2001-05-29 Sony Corporation Manufacturing method of semiconductor device
US6265289B1 (en) * 1998-06-10 2001-07-24 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
US6486502B1 (en) * 1998-06-12 2002-11-26 Cree, Inc. Nitride based transistors on semi-insulating silicon carbide substrates
US6255198B1 (en) * 1998-11-24 2001-07-03 North Carolina State University Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
US6177688B1 (en) * 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6426512B1 (en) * 1999-03-05 2002-07-30 Toyoda Gosei Co., Ltd. Group III nitride compound semiconductor device
US20010000733A1 (en) * 1999-08-12 2001-05-03 Sony Corporation Method of manufacturing nitride system III-V compound layer and method of manufacturing substrate
US20020098693A1 (en) * 1999-10-14 2002-07-25 Hua-Shuang Kong Single step pendeo- and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures
US6441393B2 (en) * 1999-11-17 2002-08-27 Lumileds Lighting U.S., Llc Semiconductor devices with selectively doped III-V nitride layers
US6521514B1 (en) * 1999-11-17 2003-02-18 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US20010002048A1 (en) * 1999-11-30 2001-05-31 Masayoshi Koike Light-emitting device using group III nitride group compound semiconductor
US20020069816A1 (en) * 1999-12-13 2002-06-13 Thomas Gehrke Methods of fabricating gallium nitride layers on textured silicon substrates, and gallium nitride semiconductor structures fabricated thereby
US6380108B1 (en) * 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
US6355497B1 (en) * 2000-01-18 2002-03-12 Xerox Corporation Removable large area, low defect density films for led and laser diode growth
US6586781B2 (en) * 2000-02-04 2003-07-01 Cree Lighting Company Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same
US6403451B1 (en) * 2000-02-09 2002-06-11 Noerh Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts
US6261929B1 (en) * 2000-02-24 2001-07-17 North Carolina State University Methods of forming a plurality of semiconductor layers using spaced trench arrays
US20010040247A1 (en) * 2000-03-28 2001-11-15 Yuji Ando Hetero-junction field effect transistor having an intermediate layer
US20020030195A1 (en) * 2000-07-04 2002-03-14 Shigeo Yoshii Semiconductor light-emitting device and apparatus for driving the same
US20020020341A1 (en) * 2000-08-04 2002-02-21 The Regents Of The University Of California Method of controlling stress in gallium nitride films deposited on substrates
US20020074552A1 (en) * 2000-12-14 2002-06-20 Weeks T. Warren Gallium nitride materials and methods
US6617060B2 (en) * 2000-12-14 2003-09-09 Nitronex Corporation Gallium nitride materials and methods
US6649287B2 (en) * 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
US20020117681A1 (en) * 2001-02-23 2002-08-29 Weeks T. Warren Gallium nitride material devices and methods including backside vias
US6611002B2 (en) * 2001-02-23 2003-08-26 Nitronex Corporation Gallium nitride material devices and methods including backside vias
US6956250B2 (en) * 2001-02-23 2005-10-18 Nitronex Corporation Gallium nitride materials including thermally conductive regions
US6489636B1 (en) * 2001-03-29 2002-12-03 Lumileds Lighting U.S., Llc Indium gallium nitride smoothing structures for III-nitride devices

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8034643B2 (en) 2003-09-19 2011-10-11 Tinggi Technologies Private Limited Method for fabrication of a semiconductor device
US20080128722A1 (en) * 2004-03-15 2008-06-05 Shu Yuan Fabrication of Semiconductor Devices
US7763477B2 (en) 2004-03-15 2010-07-27 Tinggi Technologies Pte Limited Fabrication of semiconductor devices
US8309377B2 (en) 2004-04-07 2012-11-13 Tinggi Technologies Private Limited Fabrication of reflective layer on semiconductor light emitting devices
US20080210969A1 (en) * 2005-09-29 2008-09-04 Tinggi Technologies Private Limited Fabrication of Semiconductor Devices for Light Emission
US8004001B2 (en) 2005-09-29 2011-08-23 Tinggi Technologies Private Limited Fabrication of semiconductor devices for light emission
WO2007046773A1 (en) * 2005-10-19 2007-04-26 Tinggi Technologies Private Limited Fabrication of transistors
US8067269B2 (en) 2005-10-19 2011-11-29 Tinggi Technologies Private Limted Method for fabricating at least one transistor
US20080224173A1 (en) * 2005-10-19 2008-09-18 Tinggi Technologies Private Limited Fabrication Transistors
US20090294957A1 (en) * 2005-12-15 2009-12-03 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US8860195B2 (en) 2005-12-15 2014-10-14 Atmel Corporation Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US8258599B2 (en) 2005-12-15 2012-09-04 Atmel Corporation Electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US20070138628A1 (en) * 2005-12-15 2007-06-21 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US20070138572A1 (en) * 2005-12-15 2007-06-21 Atmel Corporation An electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US8329556B2 (en) 2005-12-20 2012-12-11 Tinggi Technologies Private Limited Localized annealing during semiconductor device fabrication
US20100047996A1 (en) * 2005-12-20 2010-02-25 Tinggi Technologies Private Limited Localized annealing during semiconductor device fabrication
WO2007081964A3 (en) * 2006-01-10 2008-06-26 Cree Inc Silicon carbide dimpled substrate
US20070200116A1 (en) * 2006-01-10 2007-08-30 Christopher Harris Silicon carbide dimpled substrate
US8664664B2 (en) 2006-01-10 2014-03-04 Cree, Inc. Silicon carbide dimpled substrate
US20070272935A1 (en) * 2006-05-29 2007-11-29 Mitsubishi Electric Corporation Semiconductor device and manufacturing method therefor
US7564076B2 (en) * 2006-05-29 2009-07-21 Mitsubishi Electric Corporation Semiconductor device and manufacturing method therefor
US20080265275A1 (en) * 2006-05-29 2008-10-30 Mitsubishi Electric Corporation Semiconductor device and manufacturing method therefor
US7394114B2 (en) * 2006-05-29 2008-07-01 Mitsubishi Electric Corporation Semiconductor device and manufacturing method therefor
US8324023B2 (en) 2006-07-13 2012-12-04 Atmel Corporation Stacked-die electronics package with planar and three-dimensional inductor elements
US20110193192A1 (en) * 2006-07-13 2011-08-11 Atmel Corporation Stacked-Die Electronics Package with Planar and Three-Dimensional Inductor Elements
US8395167B2 (en) 2006-08-16 2013-03-12 Tinggi Technologies Private Limited External light efficiency of light emitting diodes
US8124994B2 (en) 2006-09-04 2012-02-28 Tinggi Technologies Private Limited Electrical current distribution in light emitting devices
US20100117107A1 (en) * 2006-09-04 2010-05-13 Shu Yuan Electrical current distribution in light emitting devices
US20100164093A1 (en) * 2008-12-31 2010-07-01 Anthony Mowry Heat dissipation in temperature critical device areas of semiconductor devices by heat pipes connecting to the substrate backside
US8564120B2 (en) * 2008-12-31 2013-10-22 Globalfoundries Inc. Heat dissipation in temperature critical device areas of semiconductor devices by heat pipes connecting to the substrate backside
US9171779B2 (en) 2013-08-29 2015-10-27 Industrial Technology Research Institute Semiconductor laser structure

Also Published As

Publication number Publication date Type
WO2002069373A3 (en) 2003-01-09 application
JP4311939B2 (en) 2009-08-12 grant
US6956250B2 (en) 2005-10-18 grant
WO2002069373A2 (en) 2002-11-14 application
EP1386354A2 (en) 2004-02-04 application
WO2002069373A9 (en) 2002-11-14 application
US20020117695A1 (en) 2002-08-29 application
JP2004532513A (en) 2004-10-21 application

Similar Documents

Publication Publication Date Title
US6239033B1 (en) Manufacturing method of semiconductor device
US7247889B2 (en) III-nitride material structures including silicon substrates
US6187606B1 (en) Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure
US6887770B2 (en) Method for fabricating semiconductor device
US6627552B1 (en) Method for preparing epitaxial-substrate and method for manufacturing semiconductor device employing the same
US6649287B2 (en) Gallium nitride materials and methods
US6787435B2 (en) GaN LED with solderable backside metal
US5729029A (en) Maximizing electrical doping while reducing material cracking in III-V nitride semiconductor devices
US6635901B2 (en) Semiconductor device including an InGaAIN layer
US20090140279A1 (en) Substrate-free light emitting diode chip
US20090261363A1 (en) Group-III Nitride Epitaxial Layer on Silicon Substrate
US7115896B2 (en) Semiconductor structures for gallium nitride-based devices
US6989555B2 (en) Strain-controlled III-nitride light emitting device
US6841410B2 (en) Method for forming group-III nitride semiconductor layer and group-III nitride semiconductor device
US20100032647A1 (en) Utlraviolet light emitting devices and methods of fabrication
US6533874B1 (en) GaN-based devices using thick (Ga, Al, In)N base layers
US6156581A (en) GaN-based devices using (Ga, AL, In)N base layers
US20040061119A1 (en) Nitride-based semiconductor light-emitting device
US20020179005A1 (en) Method for manufacturing group III nitride compound semiconductor and a light-emitting device using group III nitride compound semiconductor
US6448102B1 (en) Method for nitride based laser diode with growth substrate removed
US20060097274A1 (en) Light emitting device and method for fabricating the same
US7198671B2 (en) Layered substrates for epitaxial processing, and device
US20080142837A1 (en) Vertical type semiconductor device and manufacturing method of the device
US20070093037A1 (en) Vertical structure semiconductor devices and method of fabricating the same
GB2335792A (en) Opto-electronic integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICON VALLEY BANK, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:016722/0472

Effective date: 20051103

Owner name: SILICON VALLEY BANK,CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:016722/0472

Effective date: 20051103

AS Assignment

Owner name: SILICON VALLEY BANK,CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:024320/0896

Effective date: 20100426

Owner name: SILICON VALLEY BANK, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:024320/0896

Effective date: 20100426

AS Assignment

Owner name: NITRONEX CORPORATION, NORTH CAROLINA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:027783/0466

Effective date: 20120202

AS Assignment

Owner name: GAAS LABS, LLC, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:028003/0947

Effective date: 20120403