US20050104670A1 - Voltage controlled oscillator amplitude control circuit - Google Patents

Voltage controlled oscillator amplitude control circuit Download PDF

Info

Publication number
US20050104670A1
US20050104670A1 US10/948,087 US94808704A US2005104670A1 US 20050104670 A1 US20050104670 A1 US 20050104670A1 US 94808704 A US94808704 A US 94808704A US 2005104670 A1 US2005104670 A1 US 2005104670A1
Authority
US
United States
Prior art keywords
current signal
signal
control circuit
current
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/948,087
Other versions
US7126435B2 (en
Inventor
Eric Naviasky
Michael Casas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cadence Design Systems Inc
Original Assignee
Naviasky Eric H.
Casas Michael A.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Naviasky Eric H., Casas Michael A. filed Critical Naviasky Eric H.
Priority to US10/948,087 priority Critical patent/US7126435B2/en
Publication of US20050104670A1 publication Critical patent/US20050104670A1/en
Assigned to RAMBUS INC. reassignment RAMBUS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NAVIASKY, ERIC H., CASAS, MICHAEL A.
Application granted granted Critical
Publication of US7126435B2 publication Critical patent/US7126435B2/en
Assigned to CADENCE DESIGN SYSTEMS, INC. reassignment CADENCE DESIGN SYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RAMBUS INC.
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L5/00—Automatic control of voltage, current, or power
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/02—Details
    • H03B5/04—Modifications of generator to compensate for variations in physical values, e.g. power supply, load, temperature
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
    • H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
    • H03B5/1206—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification
    • H03B5/1212—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification the amplifier comprising a pair of transistors, wherein an output terminal of each being connected to an input terminal of the other, e.g. a cross coupled pair
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
    • H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
    • H03B5/1228—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device the amplifier comprising one or more field effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
    • H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
    • H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
    • H03B5/124—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
    • H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
    • H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
    • H03B5/1275—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator having further means for varying a parameter in dependence on the frequency
    • H03B5/1278—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator having further means for varying a parameter in dependence on the frequency the parameter being an amplitude of a signal, e.g. maintaining a constant output amplitude over the frequency range
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Definitions

  • This invention is related to the field of electronic circuit design.
  • Spectral purity is a frequency domain measurement and jitter is a time domain measurement, however, these terms are often used interchangeably.
  • One way to produce a low jitter signal on chip is to use an on chip LC (inductor-capacitor) tank oscillator.
  • the basic oscillator consists of a LC tank that sets the operating frequency of the signal, and an amplifier to make up for signal losses in the LC tank and to drive the signal to-the next stage.
  • the frequency and the phase of the oscillator are maintained with a Phase Locked Loop (PLL), where the phase and frequency of the signal output by the oscillator is compared to an external reference signal. Adjustments to drifts in phase or frequency of the oscillator may be made by the PLL through a voltage control pin.
  • PLL Phase Locked Loop
  • VCO Voltage Controlled Oscillator
  • Desirable characteristics of the VCO are often wide frequency tuning range, low power dissipation, low phase noise or jitter, low sensitivity to the power supply voltage, stable output voltage, low harmonic content, small physical size, and a relatively simple design.
  • the frequency of the oscillator may be tuned with a device such as a voltage variable capacitor (varactor), that may be included as part of the capacitance of the tank.
  • the oscillation is started by noise in the amplifier, or the LC tank being amplified by the amplifier, and filtered by the tank to cause an exponentially growing sinusoidal oscillation at the tank frequency.
  • Oscillation occurs when the amplifier characteristics (gain in units of transconductance—I out /V in ), in consort with the tank impedance, produce a gain greater than unity.
  • the amplitude of the oscillation is limited either by the amplifier running out of voltage swing room or current drive to the tank.
  • the amplitude is usually limited by the available drive current of the amplifier. It can be shown that the equivalent impedance of the tank varies with the square of the frequency. For a given drive current, the amplitude of the steady state sine wave varies with the square of the tuning range.
  • the effective gain of the loop varies with the square of the tuning range. For wide tuning range VCOs, this causes numerous problems.
  • the gain (transconductance) of the amplifier is set high enough to ensure that the oscillation will build up at the lowest frequency, the power dissipation at higher frequencies is higher than desired.
  • the amplitude to frequency conversion process converts amplitude noise either from thermal sources or supply induced to phase noise and jitter.
  • the sensitivity of the frequency to the control voltage (K vco ) varies.
  • the range of the variation of capacitance of the varactor is fixed by the design of the device.
  • the range of control voltage that the capacitance variation occurs over is a function of the voltage swing of the sinusoid. This occurs because the varactor is a two terminal device referenced to the tank voltage.
  • the voltage on the varactor is the difference between the control voltage and the instantaneous value of the tank voltage. It's effect on the frequency is the product of highly nonlinear control function of the varactor and the signal integrated over a cycle of the oscillation.
  • K vco This conventional design for the control device greatly complicates the design of the PLL due to its impact on the stability of the loop.
  • FIG. 1A is an example systems drawing of a voltage controlled oscillator amplitude control circuit.
  • FIG. 1B shows an example embodiment of a voltage controlled oscillator amplitude control circuit.
  • FIG. 2 shows an example of the details of portions of the circuit.
  • an amplitude control loop circuit compares the amplitude of the oscillator sinusoid to a reference signal, and controls the drive current (and/or gain) based on the comparison, which stabilizes the amplitude of the oscillation.
  • the control loop is relatively small, uses a low amount of power, and is easy to implement in integrated circuit applications.
  • amplitude control loop circuit as shown in FIG. 1A controls the amplitude of a Voltage Controlled Oscillator (VCO) using a control circuit that provides a dominant pole, a filtering function, rectification, and a gain at a single node of the circuit.
  • Rectifier 150 output is integrated at node A to provide a dominate pole for the circuit.
  • the circuit regulates the current of the amplifier 120 in oscillator tank 110 based on a comparison of an output of a full wave rectifier 150 to a fixed reference 160 at the single node A. The comparison can produce a sum or a difference of the two currents, which creates a voltage signal at node A.
  • the voltage level at node A rises, because the reference current signal 160 is larger than the representative oscillator current signal. If the amplitude of the oscillating signal is too high, then the voltage at node A is pulled down, because the current signal that is output of the rectifier 150 is greater than the reference current signal. If the amplitude of the oscillating signal is correct, then the voltage at node A is balanced by the reference current signal 160 and the current signal that is output from the rectifier 150 , which are equal.
  • This voltage from the dominant pole node is input to a transconductance amplifier 140 , which converts the voltage signal to a control current signal. This control signal is received by a current source 130 , which adjusts the current signal that it sends to the VCO based on the control current signal.
  • the oscillator LC tank 110 b includes tuning varactors 112 .
  • the amplifier 120 b makes up for the losses in the LC tank and drives the next stage.
  • the current mirror 130 b supplies the operating current for the amplifier.
  • the transconductance amplifier 140 b converts the amplitude control voltage on node A to a current to control the oscillator amplifier 120 b.
  • the full wave amplitude rectifier or detector 150 b monitors the oscillation amplitude and compares it to a reference implicitly set by the bias voltage Vb.
  • Current source and capacitance, i.e. integrator, 160 b perform an integration to provide at least a portion of the loop gain, to make the loop the dominant pole, which increases loop stability and accuracy.
  • the oscillation signal is coupled from both sides of the LC tank through alternating current (AC) coupling capacitors to the gates of two MOSFET transistors (M 1 ,M 2 ).
  • Transistor M 5 forms a current mirror with M 1 and M 2 .
  • the gate of M 5 is at a level that causes M 5 to conduct I b drain current. If this voltage were applied to M 1 and M 2 , the sum of their drain currents would also be I b .
  • Resistor R 1 serves to drop the voltage applied to the gate by I b R 1 volts, which reduces the current that flows through transistors M 1 and M 2 .
  • An example of a value for I b R 1 is 150 milli Volts (mV).
  • the node A When the sum of the average current in M 1 and M 2 is equal to I b , the node A is balanced in the middle.
  • the gain of this circuit may be quite high due to the high output impedance of M 3 and M 1 , M 2 . Examples of gain numbers for low currents range can from 30 to 60 decibels (dB) for this stage. This gain may be the majority of the loop gain for the system.
  • the circuit may provide a highest gain when biased at low currents, and a least loading when the transistors are small. This helps to ensure that the impact of the level control circuit is negligible on the power and area budgets.
  • the voltage on node A drives the transconductance amplifier, including transistors M 6 and R 2 .
  • the sizing of M 6 and R 2 may be used to determine a maximum current that will be delivered to the mirror and therefore to the oscillator.
  • the mirror may have a nominal current gain which can provide a little additional loop gain and may save some power.
  • the current mirror gain can be, for example, 15 to 1.
  • the current mirror can set the maximum current in worst case conditions, such as low inductance, high temperature, and/or minimum frequency.
  • the amplitude control loop compares the amplitude of the oscillator sinusoid to a reference, and controls the drive current (and gain), at a single node of the circuit, to stabilize the amplitude of the oscillation.
  • the circuit can regulate the current of the amplifier based on a comparison, at the single node, of a current that is output of a full wave rectifier to a fixed reference current.
  • the rectifier output current can be integrated at the single node to provide a dominate pole at the single node for the stabilization system.
  • the dominant pole can be set by the capacitor on node A.
  • Node A can be a very high impedance node, so the capacitor can be small.
  • the capacitor may be a grounded capacitor with an applied voltage on it of more than a threshold (a result of the input stage of the transconductance amplifier design).
  • a MOS inversion cap N-channel MOSFET with the source, drain and substrate grounded
  • the non-dominant poles are the mirror pole and the effective low frequency pole set by the Q of the tank. Because a high Q tank may not change its amplitude quickly, and the loop is measuring the amplitude for its feedback, a pole is realized that is on the order of f/Q. For practical implementation on chip LC tanks, this is in the range of hundreds of Megahertz, and may not be a concern.
  • This design to control the VCO amplitude provides a system which is more stable than open loop methods. For example, unlike the open loop methods, which increase the operating current of the oscillator amplifier as more capacitors are switched in to keep the amplitude from dropping too much, providing a circuit to control the amplitude of the VCO reduces the effects of process variations and therefore can be much more stable.
  • the VCO amplitude control design also uses less power than a design which uses dual emitter followers as recitfiers, and, unlike the design which uses dual emitter followers, the design which uses the amplitude control circuit does not need a separate control loop amplifier.
  • the VCO amplitude control design can combine a ripple filter for the rectifier with a loop filter. Therefore, this approach has the advantage of a single filter for the rectifier and for the loop. This prevents a potential second pole in the transfer function, and therefore increases the stability of the control loop.
  • the VCO amplitude control circuit allows for a wider tuning range for the VCO.
  • the control circuit can lower an amount of phase noise by reducing the conversion of amplitude noise to phase noise.
  • the circuit also provides:
  • the voltage controlled oscillator with the amplitude control circuit can be part of a phase locked loop that is used to generate transmit and receive clocks in a serializer-deserializer (SerDes).
  • SerDes serializer-deserializer
  • the chip can perform multiplexer and demultiplexer functions for communication protocols with and without de-skew capability from the transmit and receive clocks that are derived from the PLL.
  • Other example embodiments include: RF communications and consumer video applications.

Abstract

A voltage controlled oscillator amplitude control circuit has a voltage controlled oscillator circuit to output an oscillating signal having a controlled amplitude. It also has a control circuit to control the amplitude of the oscillating signal by providing a dominant pole, a filtering function, rectification, and a gain at a single node of the circuit.

Description

    CROSS REFERENCE TO. RELATED APPLICATION
  • This application claims the benefit of U.S. provisional application No. 60/505,468 filed Sep. 23, 2003, which is incorporated herein by reference in its entirety.
    • FIELD OF THE INVENTION
  • This invention is related to the field of electronic circuit design.
    • BACKGROUND
  • Very accurate or spectrally pure signals are needed in many applications in modern integrated circuit design. The spectral purity and the timing accuracy are just two ways of looking at the same characteristic of the signal. Spectral purity is a frequency domain measurement and jitter is a time domain measurement, however, these terms are often used interchangeably. One way to produce a low jitter signal on chip is to use an on chip LC (inductor-capacitor) tank oscillator.
  • The basic oscillator consists of a LC tank that sets the operating frequency of the signal, and an amplifier to make up for signal losses in the LC tank and to drive the signal to-the next stage. The frequency and the phase of the oscillator are maintained with a Phase Locked Loop (PLL), where the phase and frequency of the signal output by the oscillator is compared to an external reference signal. Adjustments to drifts in phase or frequency of the oscillator may be made by the PLL through a voltage control pin. This structure is known as a Voltage Controlled Oscillator (VCO).
  • Desirable characteristics of the VCO are often wide frequency tuning range, low power dissipation, low phase noise or jitter, low sensitivity to the power supply voltage, stable output voltage, low harmonic content, small physical size, and a relatively simple design.
  • 61 The frequency of the oscillator may be tuned with a device such as a voltage variable capacitor (varactor), that may be included as part of the capacitance of the tank. The oscillation is started by noise in the amplifier, or the LC tank being amplified by the amplifier, and filtered by the tank to cause an exponentially growing sinusoidal oscillation at the tank frequency.
  • Oscillation occurs when the amplifier characteristics (gain in units of transconductance—Iout/Vin), in consort with the tank impedance, produce a gain greater than unity. The amplitude of the oscillation is limited either by the amplifier running out of voltage swing room or current drive to the tank. In the interest of maintaining the lowest harmonic content, the least sensitivity to the power supply voltage, and the lowest possible power dissipation practical with on-chip inductor values, the amplitude is usually limited by the available drive current of the amplifier. It can be shown that the equivalent impedance of the tank varies with the square of the frequency. For a given drive current, the amplitude of the steady state sine wave varies with the square of the tuning range. In addition, the effective gain of the loop varies with the square of the tuning range. For wide tuning range VCOs, this causes numerous problems.
  • For example, if the gain (transconductance) of the amplifier is set high enough to ensure that the oscillation will build up at the lowest frequency, the power dissipation at higher frequencies is higher than desired. Also, the amplitude to frequency conversion process converts amplitude noise either from thermal sources or supply induced to phase noise and jitter.
  • In addition, the sensitivity of the frequency to the control voltage (Kvco) varies. The range of the variation of capacitance of the varactor is fixed by the design of the device. The range of control voltage that the capacitance variation occurs over is a function of the voltage swing of the sinusoid. This occurs because the varactor is a two terminal device referenced to the tank voltage. The voltage on the varactor is the difference between the control voltage and the instantaneous value of the tank voltage. It's effect on the frequency is the product of highly nonlinear control function of the varactor and the signal integrated over a cycle of the oscillation. Thus a larger swing of the sinusoid causes a smaller Kvco. This conventional design for the control device greatly complicates the design of the PLL due to its impact on the stability of the loop.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is an example systems drawing of a voltage controlled oscillator amplitude control circuit.
  • FIG. 1B shows an example embodiment of a voltage controlled oscillator amplitude control circuit.
  • FIG. 2 shows an example of the details of portions of the circuit.
    • DETAILED DESCRIPTION
  • In one embodiment, an amplitude control loop circuit compares the amplitude of the oscillator sinusoid to a reference signal, and controls the drive current (and/or gain) based on the comparison, which stabilizes the amplitude of the oscillation. The control loop is relatively small, uses a low amount of power, and is easy to implement in integrated circuit applications.
  • Further details of aspects, objects, and advantages of the invention are described in the description, drawings, and claims.
  • In one example, amplitude control loop circuit as shown in FIG. 1A controls the amplitude of a Voltage Controlled Oscillator (VCO) using a control circuit that provides a dominant pole, a filtering function, rectification, and a gain at a single node of the circuit. Rectifier 150 output is integrated at node A to provide a dominate pole for the circuit. The circuit regulates the current of the amplifier 120 in oscillator tank 110 based on a comparison of an output of a full wave rectifier 150 to a fixed reference 160 at the single node A. The comparison can produce a sum or a difference of the two currents, which creates a voltage signal at node A.
  • For example, if the amplitude of the signal that is output of the VCO is lower than desired, then the voltage level at node A rises, because the reference current signal 160 is larger than the representative oscillator current signal. If the amplitude of the oscillating signal is too high, then the voltage at node A is pulled down, because the current signal that is output of the rectifier 150 is greater than the reference current signal. If the amplitude of the oscillating signal is correct, then the voltage at node A is balanced by the reference current signal 160 and the current signal that is output from the rectifier 150, which are equal. This voltage from the dominant pole node is input to a transconductance amplifier 140, which converts the voltage signal to a control current signal. This control signal is received by a current source 130, which adjusts the current signal that it sends to the VCO based on the control current signal.
  • A diagram of the control circuit is shown in FIG. 1B. The oscillator LC tank 110 b includes tuning varactors 112. The amplifier 120 b makes up for the losses in the LC tank and drives the next stage. The current mirror 130 b supplies the operating current for the amplifier. The transconductance amplifier 140 b converts the amplitude control voltage on node A to a current to control the oscillator amplifier 120 b. The full wave amplitude rectifier or detector 150 b monitors the oscillation amplitude and compares it to a reference implicitly set by the bias voltage Vb. Current source and capacitance, i.e. integrator, 160 b perform an integration to provide at least a portion of the loop gain, to make the loop the dominant pole, which increases loop stability and accuracy.
  • Referring to FIG. 2, the oscillation signal is coupled from both sides of the LC tank through alternating current (AC) coupling capacitors to the gates of two MOSFET transistors (M1,M2). Transistor M5 forms a current mirror with M1 and M2. The gate of M5 is at a level that causes M5 to conduct Ib drain current. If this voltage were applied to M1 and M2, the sum of their drain currents would also be Ib. Resistor R1 serves to drop the voltage applied to the gate by IbR1 volts, which reduces the current that flows through transistors M1 and M2. An example of a value for IbR1 is 150 milli Volts (mV).
  • Since the current that current mirror M3, M4 is trying to source to node A is Ib, in the absence of a radio frequency (RF) signal on the gates of M1 and M2, the node A is pulled high. As the RF signal applied to the gates of M1 and M2 increases, the increase in the current of the transistor that is experiencing an increasing gate voltage is greater than the decrease in the current in the transistor that is experiencing a decreasing gate voltage. This is a result of the nonlinear relationship between drain current and gate voltage in a MOSFET. The nonlinearity is an exponential relationship in the region below threshold and becomes square law in the region just above threshold. This circuit may traverse both regions.
  • When the sum of the average current in M1 and M2 is equal to Ib, the node A is balanced in the middle. The gain of this circuit may be quite high due to the high output impedance of M3 and M1, M2. Examples of gain numbers for low currents range can from 30 to 60 decibels (dB) for this stage. This gain may be the majority of the loop gain for the system. The circuit may provide a highest gain when biased at low currents, and a least loading when the transistors are small. This helps to ensure that the impact of the level control circuit is negligible on the power and area budgets.
  • The voltage on node A drives the transconductance amplifier, including transistors M6 and R2. The sizing of M6 and R2 may be used to determine a maximum current that will be delivered to the mirror and therefore to the oscillator. The mirror may have a nominal current gain which can provide a little additional loop gain and may save some power. The current mirror gain can be, for example, 15 to 1. The current mirror can set the maximum current in worst case conditions, such as low inductance, high temperature, and/or minimum frequency.
  • The amplitude control loop compares the amplitude of the oscillator sinusoid to a reference, and controls the drive current (and gain), at a single node of the circuit, to stabilize the amplitude of the oscillation. For example, the circuit can regulate the current of the amplifier based on a comparison, at the single node, of a current that is output of a full wave rectifier to a fixed reference current. Furthermore, the rectifier output current can be integrated at the single node to provide a dominate pole at the single node for the stabilization system.
  • The dominant pole can be set by the capacitor on node A. Node A can be a very high impedance node, so the capacitor can be small. The capacitor may be a grounded capacitor with an applied voltage on it of more than a threshold (a result of the input stage of the transconductance amplifier design). Thus, a MOS inversion cap (N-channel MOSFET with the source, drain and substrate grounded) can be used to save considerable area over a regular capacitor. The non-dominant poles are the mirror pole and the effective low frequency pole set by the Q of the tank. Because a high Q tank may not change its amplitude quickly, and the loop is measuring the amplitude for its feedback, a pole is realized that is on the order of f/Q. For practical implementation on chip LC tanks, this is in the range of hundreds of Megahertz, and may not be a concern.
  • This design to control the VCO amplitude provides a system which is more stable than open loop methods. For example, unlike the open loop methods, which increase the operating current of the oscillator amplifier as more capacitors are switched in to keep the amplitude from dropping too much, providing a circuit to control the amplitude of the VCO reduces the effects of process variations and therefore can be much more stable.
  • The VCO amplitude control design also uses less power than a design which uses dual emitter followers as recitfiers, and, unlike the design which uses dual emitter followers, the design which uses the amplitude control circuit does not need a separate control loop amplifier.
  • The VCO amplitude control design can combine a ripple filter for the rectifier with a loop filter. Therefore, this approach has the advantage of a single filter for the rectifier and for the loop. This prevents a potential second pole in the transfer function, and therefore increases the stability of the control loop.
  • The VCO amplitude control circuit allows for a wider tuning range for the VCO. The control circuit can lower an amount of phase noise by reducing the conversion of amplitude noise to phase noise. The circuit also provides:
      • linear operation of the oscillator amplifier, a fixed sensitivity of the frequency to the control voltage (Kvco), a lower harmonic content of the VCO output, a reduced power dissipation, and a reduced power supply sensitivity. In addition, this circuit adds relatively negligible area to the oscillator, and can be designed and implemented easily. The amplitude control loop circuit may be implemented in an integrated circuit (IC) in deep sub-micron CMOS processes, or can be used in other CMOS or BiCMOS processes or in other technologies.
  • In one embodiment, the voltage controlled oscillator with the amplitude control circuit can be part of a phase locked loop that is used to generate transmit and receive clocks in a serializer-deserializer (SerDes). By using the AC coupled swing control circuit of FIG. 1B in the SerDes IC device, phase noise considerations, proper biasing of the MOS varactors, and variations in the LC tank Q are satisfied by the control that this circuit provides over the swing of the VCO output signal. Thus, with this design, the chip can perform multiplexer and demultiplexer functions for communication protocols with and without de-skew capability from the transmit and receive clocks that are derived from the PLL. Other example embodiments include: RF communications and consumer video applications.
  • In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications, substitutions of components, and changes may be made thereto without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than restrictive sense.

Claims (30)

1. An apparatus comprising:
a voltage controlled oscillator having an input to receive a first current signal from a current source and an output to output an alternating current (AC) voltage signal;
a full wave amplitude rectifier to convert the AC voltage signal to a current signal and to output the current signal to a node having a single dominant pole, the current signal representing the amplitude;
a reference current source to output a reference current signal to the node having the dominant pole;
a transconductance amplifier to receive a voltage signal from the node having the dominant pole, to convert the voltage signal to a control current signal, and to output the control current signal to the current source; and
a current source to receive the control current signal, to adjust the first current signal based on the control current signal, and to output the adjusted first current signal.
2. The apparatus of claim 1, wherein if the amplitude of the AC voltage signal output by the oscillator is below a predetermined amount, then the rectified current signal output to the dominant pole is less than the reference current signal output to the dominant pole.
3. The apparatus of claim 2, wherein the control current signal causes the current source to increase the current of the first current signal.
4. The apparatus of claim 1, wherein if the amplitude of the AC voltage signal output by the oscillator is above a predetermined amount, then the rectified current signal output to the dominant pole is greater than the reference current signal output to the dominant pole.
5. The apparatus of claim 4, wherein the control current signal-causes the current source to decrease the current of the first current signal.
6. The apparatus of claim 1, wherein the full wave amplitude rectifier comprises dual grounded source transistors.
7. The apparatus of claim 1, wherein the reference current source further comprises an integrator to integrate the rectified oscillator current signal at the dominant pole.
8. An apparatus comprising:
oscillator means for generating an alternating current (AC) voltage signal;
rectifier means for converting the AC voltage signal to a rectified current signal and for outputting the rectified current signal to a node having a single dominant pole; reference current source means for outputting a reference current signal to the node having the dominant pole;
amplifier means for receiving a voltage signal from the node having the dominant pole, for converting the voltage signal to a control current signal, and for outputting the control current signal to the current source; and
current source means for receiving the control current signal, for adjusting the first current signal based on the control current signal, and for outputting the adjusted first current signal.
9. The apparatus of claim 8, wherein said rectifier means comprises dual grounded source transistors.
10. The apparatus of claim 8, wherein said reference current source means further comprises integrator means for integrating the oscillator current signal at the dominant pole.
11. An apparatus comprising:
a voltage controlled oscillator (VCO) circuit to output an oscillating signal having an amplitude; and
a control circuit to control the amplitude of the oscillating signal, the control circuit capable of providing a dominant pole, a filtering function, rectification, and a gain at a high impedance single node.
12. The apparatus of claim 11, wherein the control circuit comprises dual grounded source transistors that convert the amplitude of the oscillating signal into a rectified current signal, and output the rectified current signal to the single node.
13. The apparatus of claim 12, wherein the control circuit comprises a filter that filters the oscillating signal at the single node.
14. The apparatus of claim 12, wherein the control circuit comprises a reference current source that outputs a reference current signal to the single node.
15. The apparatus of claim 14, wherein the current signals from the dual grounded source transistors and the reference current source are summed at the single node to produce the gain at the single node.
16. The apparatus of claim 11, wherein the VCO circuit and the control circuit are implemented in an integrated circuit (IC).
17. The apparatus of claim 16, wherein the implementation is performed using a process selected from the group consisting of: a sub-micron fabrication process; a BiCMOS process; or a CMOS process.
18. The apparatus of claim 17, wherein the control circuit to control the amplitude of the oscillating signal of the VCO reduces the effects of process variations in the IC.
19. The apparatus of claim 11, wherein the control circuit comprises a combined ripple filter for rectifier and a loop filter at the single node.
20. The apparatus of claim 19, wherein the combined filter prevents a second pole in a transfer function of the control circuit, and increases a stabilization of the control circuit.
21. The apparatus of claim 11, wherein the amplitude control circuit increases a tuning range of the VCO circuit.
22. The apparatus of claim 11, wherein the control circuit reduces phase noise by reducing a conversion of amplitude noise to phase noise.
23. The apparatus of claim 11, wherein the control circuit can linearly operate an amplifier of the VCO circuit.
24. The apparatus of claim 11, wherein the control circuit provides a fixed sensitivity of an oscillator frequency to the control voltage.
25. The apparatus of claim 11, wherein the control circuit can lower a harmonic content of the output of the VCO circuit.
26. The apparatus of claim 11, wherein the control circuit can reduce power dissipation of the VCO circuit.
27. The apparatus of claim 11, wherein the control circuit can reduce power supply sensitivity of the VCO circuit.
28. The apparatus of claim 11, wherein an area of the control circuit is less than an area of the VCO circuit.
29. The apparatus of claim 11, wherein the VCO circuit and the control circuit comprise a part of a phase locked loop circuit.
30. The apparatus of claim 29, wherein the phase locked loop circuit is used to generate transmit and receive clocks in a SerDes integrated circuit (IC) device.
US10/948,087 2003-09-23 2004-09-22 Voltage controlled oscillator amplitude control circuit Expired - Fee Related US7126435B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/948,087 US7126435B2 (en) 2003-09-23 2004-09-22 Voltage controlled oscillator amplitude control circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US50546803P 2003-09-23 2003-09-23
US10/948,087 US7126435B2 (en) 2003-09-23 2004-09-22 Voltage controlled oscillator amplitude control circuit

Publications (2)

Publication Number Publication Date
US20050104670A1 true US20050104670A1 (en) 2005-05-19
US7126435B2 US7126435B2 (en) 2006-10-24

Family

ID=34576633

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/948,087 Expired - Fee Related US7126435B2 (en) 2003-09-23 2004-09-22 Voltage controlled oscillator amplitude control circuit

Country Status (1)

Country Link
US (1) US7126435B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090219063A1 (en) * 2008-02-29 2009-09-03 Daniel Kehrer Methods and articles of manufacture for operating electronic devices on a plurality of clock signals
US20100289591A1 (en) 2009-05-13 2010-11-18 Qualcomm Incorporated System and method for efficiently generating an oscillating signal
WO2017132514A1 (en) * 2016-01-27 2017-08-03 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contract
US10631752B2 (en) 2016-01-27 2020-04-28 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8089324B2 (en) * 2006-08-05 2012-01-03 Min Ming Tarng Varactor-free amplitude controlled oscillator(ACO) for system on chip and system on card Xtaless clock SOC
US7289003B2 (en) * 2005-08-03 2007-10-30 Seiko Epson Corporation Method and apparatus for amplitude control using dynamic biasing in a voltage controlled oscillator
US7489207B1 (en) * 2008-04-22 2009-02-10 International Business Machines Corporation Structure for voltage controlled oscillator
US7847646B2 (en) * 2008-05-27 2010-12-07 Favepc, Inc. Carrier generator with LC network
US8773215B2 (en) 2011-09-09 2014-07-08 International Business Machines Corporation Fully decoupled LC-tank based oscillator topology for low phase noise and high oscillation amplitude applications
US9473150B2 (en) * 2013-11-22 2016-10-18 Silicon Laboratories Inc. Peak detectors for amplitude control of oscillators
US9673755B1 (en) 2016-02-09 2017-06-06 Cognitive Systems Corp. Controlling a switched capacitor bank in a voltage controlled oscillator for wireless sensor devices
US9602051B1 (en) 2016-02-09 2017-03-21 Cognitive Systems Corp. Transforming voltage in a voltage controlled oscillator for wireless sensor devices

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4373181A (en) * 1980-07-30 1983-02-08 Chisholm Douglas R Dynamic device address assignment mechanism for a data processing system
US4684831A (en) * 1984-08-21 1987-08-04 Applied Micro Circuits Corporation Level shift circuit for interfacing between two different voltage levels using a current mirror circuit
US4787082A (en) * 1986-07-24 1988-11-22 American Telephone And Telegraph Company, At&T Bell Laboratories Data flow control arrangement for local area network
US4797635A (en) * 1987-05-11 1989-01-10 The Boeing Company Tracking loop having nonlinear amplitude filter
US5382921A (en) * 1992-11-23 1995-01-17 National Semiconductor Corporation Automatic selection of an operating frequency in a low-gain broadband phase lock loop system
US5448598A (en) * 1993-07-06 1995-09-05 Standard Microsystems Corporation Analog PLL clock recovery circuit and a LAN transceiver employing the same
US5485113A (en) * 1993-12-28 1996-01-16 Nec Corporation Jitter-compensated sampling phase control apparatus
US5485490A (en) * 1992-05-28 1996-01-16 Rambus, Inc. Method and circuitry for clock synchronization
US5533072A (en) * 1993-11-12 1996-07-02 International Business Machines Corporation Digital phase alignment and integrated multichannel transceiver employing same
US5548280A (en) * 1993-05-12 1996-08-20 Madge Networks Limited Local area network hub unit
US5578939A (en) * 1995-01-23 1996-11-26 Beers; Gregory E. Bidirectional transmission line driver/receiver
US5587675A (en) * 1993-08-12 1996-12-24 At&T Global Information Solutions Company Multiclock controller
US5592629A (en) * 1992-12-28 1997-01-07 At&T Global Information Solutions Company Apparatus and method for matching data rates to transfer data between two asynchronous devices
US5598443A (en) * 1994-05-23 1997-01-28 At&T Global Information Solutions Company (Aka Ncr Corporation) Method and apparatus for separating data and clock from a digital data stream
US5623518A (en) * 1992-04-23 1997-04-22 Hani Prolectron Ag Method and circuit arrangement for transmitting binary data trains
US5633899A (en) * 1996-02-02 1997-05-27 Lsi Logic Corporation Phase locked loop for high speed data capture of a serial data stream
US5638028A (en) * 1995-10-12 1997-06-10 Microsoft Corporation Circuit for generating a low power CPU clock signal
US5818304A (en) * 1997-03-20 1998-10-06 Northern Telecom Limited Phase-locked loop
US5844436A (en) * 1996-11-06 1998-12-01 Northern Telecom Ltd. Method of recovering a sampling clock in a framed data communications format with reduced phase jitter and wander
US6002279A (en) * 1997-10-24 1999-12-14 G2 Networks, Inc. Clock recovery circuit
US6137375A (en) * 1999-05-28 2000-10-24 The Trustees Of Columbia University In The City Of New York Loss control loop circuit for controlling the output voltage of a voltage-controlled oscillator
US6812802B1 (en) * 2003-04-22 2004-11-02 Freescale Semiconductor, Inc. Method and apparatus for controlling a voltage controlled oscillator

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NO881383L (en) 1987-03-30 1988-10-03 Codex Corp SAMPLING SPEED CONVERSION.

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4373181A (en) * 1980-07-30 1983-02-08 Chisholm Douglas R Dynamic device address assignment mechanism for a data processing system
US4684831A (en) * 1984-08-21 1987-08-04 Applied Micro Circuits Corporation Level shift circuit for interfacing between two different voltage levels using a current mirror circuit
US4787082A (en) * 1986-07-24 1988-11-22 American Telephone And Telegraph Company, At&T Bell Laboratories Data flow control arrangement for local area network
US4797635A (en) * 1987-05-11 1989-01-10 The Boeing Company Tracking loop having nonlinear amplitude filter
US5623518A (en) * 1992-04-23 1997-04-22 Hani Prolectron Ag Method and circuit arrangement for transmitting binary data trains
US5485490A (en) * 1992-05-28 1996-01-16 Rambus, Inc. Method and circuitry for clock synchronization
US5382921A (en) * 1992-11-23 1995-01-17 National Semiconductor Corporation Automatic selection of an operating frequency in a low-gain broadband phase lock loop system
US5592629A (en) * 1992-12-28 1997-01-07 At&T Global Information Solutions Company Apparatus and method for matching data rates to transfer data between two asynchronous devices
US5548280A (en) * 1993-05-12 1996-08-20 Madge Networks Limited Local area network hub unit
US5448598A (en) * 1993-07-06 1995-09-05 Standard Microsystems Corporation Analog PLL clock recovery circuit and a LAN transceiver employing the same
US5587675A (en) * 1993-08-12 1996-12-24 At&T Global Information Solutions Company Multiclock controller
US5533072A (en) * 1993-11-12 1996-07-02 International Business Machines Corporation Digital phase alignment and integrated multichannel transceiver employing same
US5550860A (en) * 1993-11-12 1996-08-27 International Business Machines Corporation Digital phase alignment and integrated multichannel transceiver employing same
US5485113A (en) * 1993-12-28 1996-01-16 Nec Corporation Jitter-compensated sampling phase control apparatus
US5598443A (en) * 1994-05-23 1997-01-28 At&T Global Information Solutions Company (Aka Ncr Corporation) Method and apparatus for separating data and clock from a digital data stream
US5578939A (en) * 1995-01-23 1996-11-26 Beers; Gregory E. Bidirectional transmission line driver/receiver
US5638028A (en) * 1995-10-12 1997-06-10 Microsoft Corporation Circuit for generating a low power CPU clock signal
US5633899A (en) * 1996-02-02 1997-05-27 Lsi Logic Corporation Phase locked loop for high speed data capture of a serial data stream
US5844436A (en) * 1996-11-06 1998-12-01 Northern Telecom Ltd. Method of recovering a sampling clock in a framed data communications format with reduced phase jitter and wander
US5818304A (en) * 1997-03-20 1998-10-06 Northern Telecom Limited Phase-locked loop
US6002279A (en) * 1997-10-24 1999-12-14 G2 Networks, Inc. Clock recovery circuit
US6137375A (en) * 1999-05-28 2000-10-24 The Trustees Of Columbia University In The City Of New York Loss control loop circuit for controlling the output voltage of a voltage-controlled oscillator
US6812802B1 (en) * 2003-04-22 2004-11-02 Freescale Semiconductor, Inc. Method and apparatus for controlling a voltage controlled oscillator

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090219063A1 (en) * 2008-02-29 2009-09-03 Daniel Kehrer Methods and articles of manufacture for operating electronic devices on a plurality of clock signals
US7956665B2 (en) * 2008-02-29 2011-06-07 Qimonda Ag Methods and articles of manufacture for operating electronic devices on a plurality of clock signals
US20100289591A1 (en) 2009-05-13 2010-11-18 Qualcomm Incorporated System and method for efficiently generating an oscillating signal
WO2010132246A3 (en) * 2009-05-13 2011-02-24 Qualcomm Incorporated System and method for efficiently generating an oscillating signal
US8188802B2 (en) 2009-05-13 2012-05-29 Qualcomm Incorporated System and method for efficiently generating an oscillating signal
US10080507B2 (en) 2016-01-27 2018-09-25 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact
WO2017132514A1 (en) * 2016-01-27 2017-08-03 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contract
CN108601531A (en) * 2016-01-27 2018-09-28 生命探测技术股份有限公司 System and method for detecting physical change in the case of no physical contact
US10631752B2 (en) 2016-01-27 2020-04-28 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact
US11026593B2 (en) 2016-01-27 2021-06-08 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact
US11253163B2 (en) 2016-01-27 2022-02-22 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact
US11523745B2 (en) 2016-01-27 2022-12-13 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact
US11684283B2 (en) 2016-01-27 2023-06-27 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact
US11896357B2 (en) 2016-01-27 2024-02-13 Life Detection Technologies, Inc. Systems and methods for detecting physical changes without physical contact

Also Published As

Publication number Publication date
US7126435B2 (en) 2006-10-24

Similar Documents

Publication Publication Date Title
US7026883B2 (en) Feedback loop for LC VCO
US6909336B1 (en) Discrete-time amplitude control of voltage-controlled oscillator
US6225871B1 (en) Voltage controlled CMOS oscillator
EP1583220B1 (en) An oscillating circuit having a noise reduction circuit
US6943637B2 (en) Voltage controlled oscillator circuit for a low power electronic device
US20070262825A1 (en) Embedded structure circuit for VCO and regulator
TWI362822B (en) Interpolative varactor voltage controlled oscillator with constant modulation sensitivity
US7256660B2 (en) CMOS LC-tank oscillator
US7126435B2 (en) Voltage controlled oscillator amplitude control circuit
JP4728424B2 (en) Fluctuating charge pump current associated with an integrated PLL filter
US6658239B1 (en) Fully integrated ALL-CMOS AM transmitter with automatic antenna tuning
US7688155B2 (en) Variable capacitor circuit having linear capacitance variation and voltage controlled oscillator using the same
US6853262B2 (en) Voltage-controlled oscillator circuit which compensates for supply voltage fluctuations
US7701304B2 (en) Voltage controlled oscillator, and PLL circuit and radio communication apparatus using the same
US20080315964A1 (en) Voltage controlled oscillator using tunable active inductor
US9000857B2 (en) Mid-band PSRR circuit for voltage controlled oscillators in phase lock loop
KR100843225B1 (en) Voltage controlled oscillator for controlling phase noise and method using the voltage controlled oscillator
US11258403B2 (en) Voltage controlled oscillator, semiconductor integrated circuit, and transmission and reception device
US6864728B1 (en) Frequency multiplier and amplification circuit
US7944318B2 (en) Voltage controlled oscillator, and PLL circuit and radio communication device each including the same
US7501907B1 (en) Self-biased active VCO level shifter
US6724273B1 (en) Filter circuitry for voltage controlled oscillator
CN1726640B (en) Tunable tracking filter
US7394329B2 (en) Analog varactor
US20100026397A1 (en) Pll circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAMBUS INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAVIASKY, ERIC H.;CASAS, MICHAEL A.;REEL/FRAME:018189/0230;SIGNING DATES FROM 20060821 TO 20060822

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CADENCE DESIGN SYSTEMS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAMBUS INC.;REEL/FRAME:030477/0546

Effective date: 20110315

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20181024