US20050101106A1 - Method of manufacturing a semiconductor device - Google Patents
Method of manufacturing a semiconductor device Download PDFInfo
- Publication number
- US20050101106A1 US20050101106A1 US10/992,701 US99270104A US2005101106A1 US 20050101106 A1 US20050101106 A1 US 20050101106A1 US 99270104 A US99270104 A US 99270104A US 2005101106 A1 US2005101106 A1 US 2005101106A1
- Authority
- US
- United States
- Prior art keywords
- thermal conductivity
- low thermal
- semiconductor substrate
- forming
- manufacturing according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54406—Marks applied to semiconductor devices or parts comprising alphanumeric information
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/54486—Located on package parts, e.g. encapsulation, leads, package substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a wafer-level chip size package (WCSP).
- WCSP wafer-level chip size package
- the WCSP is one of semiconductor mold packages, a that has simple packaging.
- a plurality of pads are constructed for a plurality of semiconductor chips, are formed on a silicon substrate at the wafer-level.
- bump electrodes for an assembly are formed, after wiring patterns connecting the pads are formed.
- solder balls for packaging are formed on the bump electrodes.
- the wafer-level silicon substrate is divided into chip size pieces. At this time, between the pads, the wiring patterns and the bump electrodes are electrically connected by using solder balls, for instance.
- other types of mold packages such as a ball grid array (BGA) and a chip size package (CSP)
- BGA ball grid array
- CSP chip size package
- a WCSP is a commodity transacted at the wafer-level as well as the chip size level both of the chip size and wafer levels are impressed with a commodity description or identification.
- the pads, the wiring patterns and the bump electrodes are formed on a device surface of the silicon substrate, an impression for the WCSP is performed on a back surface which is opposite from the device surface.
- a conventional impression method for the WCSP, method is stamp printing using a rubber-stamp.
- the stamp printing has a few disadvantages, for example wear of the stamp and changing of ink.
- a laser impression that is to be applied to another mold package must be set up, a slowing the process and increasing cost.
- the present invention is therefore directed to providing a method of manufacturing a semiconductor device, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.
- a semiconductor device and a method of manufacturing the same of the present invention includes forming a low thermal conductivity layer on the back surface of the semiconductor wafer (chip), and the laser impression is formed on the low thermal conductivity layer.
- the laser impression can be formed without damaging the device surface of the semiconductor wafer (chip).
- FIG. 1 is an oblique perspective illustration showing a semiconductor device according to a first preferred embodiment of the present invention
- FIG. 2 is a cross-sectional view showing the semiconductor device according to the first preferred embodiment of the present invention.
- FIGS. 3 ( a ) through 3 ( h ) are cross-sectional views showing a method of manufacturing the semiconductor device according to the first preferred embodiment of the present invention
- FIG. 4 is an explanation diagram showing formation of a laser impression according to the first preferred embodiment of the present invention.
- FIGS. 5 ( a ) through 5 ( c ) are cross-sectional views showing an example of manufacturing method of a low thermal conductivity layer.
- FIG. 1 is an oblique perspective illustration showing a semiconductor device 100 according to a first preferred embodiment of the present invention.
- FIG. 2 is a cross-sectional view showing the semiconductor device 100 according to the first preferred embodiment of the present invention.
- the semiconductor device 100 includes a semiconductor chip 10 , a pad electrode 12 , a wiring pattern 14 , a protection layer 16 , an insulating layer 18 , a bump electrode 20 , resin 22 , a solder ball 24 , a low thermal conductivity layer 26 and an impression 28 .
- the semiconductor chip 10 indicates a semiconductor substrate having an integrated circuit 11 .
- the pad electrode 12 is formed on the semiconductor chip, and electrically connected to the integrated circuit. Such a pad electrode 12 may be an aluminum or an aluminum alloy for example.
- the pad electrode 12 may be a copper or a copper alloy for example and is electrically connected to the bump electrode 20 , through the wiring pattern 14 may be a copper or a copper alloy.
- the protection layer 16 protecting a device region may be a nitride layer for example, and is formed on the semiconductor chip 10 as having openings exposing the pad electrode 12 .
- the insulating layer 18 may be a polyimide for example, and is formed on the protection layer 16 as having openings exposing the pad electrode 12 as well as the protection layer 16 . As a result, the pad electrode 12 is exposed through the openings of the protection layer 16 and the insulating layer 18 .
- the wiring pattern 14 and the bump electrode 20 are formed over the insulating layer 18 , and are electrically connected to the pad electrode 12 . Areas surrounding the wiring pattern 14 and the bump electrode 20 are sealed by the resin 22 , however a part of the bump electrode 20 may be exposed.
- the solder ball 24 as a metal electrode is formed on the exposed region of the bump electrode 20 .
- the semiconductor chip 10 has a device surface including the integrated circuit 11 , the pad electrode 12 and the wiring pattern 14 , and a back surface which is opposite from the device surface.
- the low thermal conductivity layer 26 is formed on the back surface of the semiconductor chip 10 .
- the impression 28 which indicates, for example a company name, a product name or a serial number, is impressed on the exposed surface of the low thermal conductivity layer 26 by using a laser. Since the resin 22 and the low thermal conductivity layer 26 are not formed on a side surface of the semiconductor chip 10 , the side surface of the semiconductor chip 10 is exposed.
- FIGS. 3 ( a ) through 3 ( h ) are cross-sectional views showing a method of manufacturing the semiconductor device 100 according to a first preferred embodiment of the present invention.
- a semiconductor wafer 30 is a disciform substrate obtaining by slicing a disciform silicon ingot which is formed by a czochralski method (e.g. a C-Z method).
- Integrated circuits 11 are formed on the device surface of the semiconductor wafer 30 .
- the pad electrodes 12 which are electrically connected to the integrated circuit 11 , is formed on the semiconductor wafer 30 .
- the protection layer 16 protecting the integrated circuit 11 and having openings 17 corresponding to locations of the pad electrodes 12 is formed on the semiconductor wafer 30 .
- the insulating layer 18 having openings 19 corresponding to locations of the pad electrodes 12 is formed on the protection layer 16 .
- the insulating layer 18 may be a polyimide for example.
- a resist pattern 32 exposing the pad electrodes 12 and portions of insulating layer 18 is formed over the semiconductor wafer 30 .
- the resist patterns 32 are used as a mask pattern when the wiring pattern 14 is formed at a following process step.
- the wiring patterns 14 may be a copper for example, are formed on the basis of the resist pattern 32 by using an electrolytic plating. Thickness and width of the wiring patterns 14 are 5 ⁇ m, respectively. The wiring patterns 14 are electrically connected to the pad electrode 12 in the openings.
- a resist pattern 34 exposing parts of the wiring patterns 14 is formed over the semiconductor wafer 30 after the resist pattern 32 is removed.
- a thickness of the resist pattern 34 is about 100 ⁇ m.
- Bump electrodes 20 are formed at locations corresponding to exposed parts of the wiring patterns 14 by using the resist pattern 34 .
- the bump electrodes 20 may be a copper for example, and may be formed by electrolytic plating so as to electrically connected to the wiring patterns 14 at the exposed parts of the wiring patterns 14 .
- the resist pattern 34 is removed after the bump electrodes 20 are formed.
- the device surface of the semiconductor wafer 30 including the wiring patterns 14 and the bump electrodes 20 is sealed by a resin 22 .
- the resin 22 covers the wiring patterns 14 and the bump electrodes 20 .
- a thickness of the resin 22 is about 150 ⁇ m, and a thickness of the resin 22 on the bump electrode 20 is about 50 ⁇ m.
- solder balls 24 are formed on the exposed surfaces of the bump electrodes 20 .
- the solder balls 24 are used as metal electrodes for packaging.
- the back surface of the semiconductor wafer 30 which is opposite from the device surface is ground.
- the low thermal conductivity layer 26 is formed on the ground back surface.
- Such grinding of the back surface is called a back-grind process.
- the semiconductor wafer is divided into plural chip size devices by using a diamond blade for example.
- the impression 28 including various characters is impressed on the low thermal conductivity layer 26 which is formed on the ground back surface of the plurality of chip size devices by using a laser impression method.
- the low thermal conductivity layer 26 is formed after the device surface of the semiconductor wafer 30 is sealed by the resin 22 , the low thermal conductivity layer 26 can be formed as having an impression thereon without damaging the device surface.
- FIG. 4 is an explanation diagram showing a method of a laser impression according to the first preferred embodiment of the present invention.
- the laser impression is performed by using a laser oscillator 36 , for example a yttrium aluminum garnet (YAG) laser.
- a laser light 38 which is output from the laser oscillator 36 is reflected by a mirror 40 , and then exposed on the back surface of the semiconductor chip 10 (the semiconductor device) having the low thermal conductivity layer 26 thereon.
- the impression 28 including various characters is impressed on the low thermal conductivity layer 26 by a scan in response to a movement of the mirror 40 (e.g. a porigon mirror).
- the impression process may also be performed by a transcription of the various characters which are carved on a glass mask.
- the various characters are transcribed on the low thermal conductivity layer 26 by using such a glass mask as a mask, when the laser light 38 is exposed on the low thermal conductivity layer 26 .
- an irradiation condition of such a laser is described below. It should be understood that the following conditions are provided as an example and should not be constructed as limiting, since different conditions may be used to create the laser impression without damaging the chip on which low thermal conductivity layer 26 is formed.
- the low thermal conductivity layer 26 has a low thermal conductivity, and is possible to impress characters thereon using a thermal print having a low energy.
- the low thermal conductivity layer 26 has a thermal conductivity lower than that of the semiconductor substrate which may be a silicon for example. Since the thermal conductivity of the low thermal conductivity layer 26 is relatively lower than that of the substrate, an impression may be formed on the low thermal conductivity layer 26 using a lower energy.
- the low thermal conductivity layer 26 as covered on the device surface having the integrated circuit prevents thermal conductance of heat generated during formation of the laser impression.
- the favorable thermal conductivity as such a low thermal conductivity layer 26 is, for example between 10 ⁇ 10 ⁇ 4 (W/m ⁇ K) through 10 ⁇ 10 ⁇ 2 (W/m ⁇ K), since the thermal conductivity of the silicon is 138.13956 W/m ⁇ K (0.33 cal/cm ⁇ sec ⁇ ° C.).
- the most favorable thermal conductivity of the low thermal conductivity layer 26 is between 10 ⁇ 10 ⁇ 4 (W/m ⁇ K) through 25 ⁇ 10 ⁇ 4 (W/m ⁇ K).
- the thermal conductance on the device surface occurs more easily when such a thermal conductivity is more than 10 ⁇ 10 ⁇ 2 (W/m ⁇ K).
- a dissolution and a peeling of various connections at the pad electrodes 12 for example, the wiring patterns 14 , the bump electrodes 20 and the solder balls 24 for example occur more easily.
- the wiring pattern 14 is easier to dissolve and peel.
- the thermal conductivity in the first preferred embodiment indicates various layer's thermal conductivity.
- the low thermal conductivity layer 26 may be for example an epoxy resin, a polyethylene resin, a polyester resin, a polymide resin or a polyurethane resin, as used in a normal packaging process. Also, a thickness of the low thermal conductivity layer 26 is selected in accordance with the packaging type, for example equal to or more than 50 ⁇ m. In the first preferred embodiment, the most favorable thickness of the low thermal conductivity layer 26 is between 100 ⁇ m through 200 ⁇ m.
- the low thermal conductivity layer 26 may be formed by coating using a liquid (paste) material, and also by bonding using a film material.
- the low thermal conductivity layer 26 can be formed fast, by using such forming processes.
- the coating using a liquid (paste) material is suitable for forming a uniform layer quickly for a comparatively large wafer.
- the bonding using a film material is suitable for forming a low thermal conductivity layer quickly and cheaply, since management of such a material is easy and requires simple installation.
- a coating method there are, for example a spin coating method using a spinner and a paint coating method by using movement of a dispenser.
- the spin coating method using such a spinner is suitable for forming a uniform layer.
- the paint coating method using a dispenser is suitable for forming a uniform layer selectively on the semiconductor substrate.
- other coating methods include a blade coating method, a wire bar coating method, a spray coating method, a bead coating method, an air knife coating method, a curtain coating method, and a coating method which provides a liquid (paste) material down a metal mold setting on the semiconductor substrate.
- the low thermal conductivity layer 26 is indurate or hardened by pressing, a heating or a light irradiation (e.g. ultraviolet rays).
- bonding methods using such a film material may use for example a thermal indurative adhesive (e.g. an epoxy adhesive), a light indurative adhesive or an adhesive tape. These bonding methods are suitable for forming the layer quickly and cheaply.
- a thermal indurative adhesive e.g. an epoxy adhesive
- a light indurative adhesive e.g. an adhesive tape
- the thermal conductivity of the low thermal conductivity layer 26 is adjustable by way of section of the above noted various materials.
- a first example using an epoxy resin as a material is described.
- the paste epoxy resin is seeped on the back surface of the semiconductor wafer 30 illustrated in FIG. 3 ( f ) for example.
- the seeped epoxy resin is uniformly spread until a thickness of the epoxy resin is about 200 ⁇ m.
- the semiconductor wafer 30 is put into an electric furnace, and heated within a range of 160° C. ⁇ 180° C.
- the epoxy resin as the low thermal conductivity layer 26 as illustrated in FIG. 3 ( g ) for example is indurate and formed.
- the thermal conductivity of such a low thermal conductivity layer 26 is about between 418.605 ⁇ 10 ⁇ 4 W/m ⁇ K through 9209.31 ⁇ 10 ⁇ 4 W/m ⁇ K (between 10 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C. through 22 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C.).
- the paste epoxy resin is provided down the metal mold setting on the back surface of the semiconductor substrate 30 . Then, the metal mold is compressed together until a thickness of the epoxy resin is about 200 ⁇ m. Next, the semiconductor wafer 30 is put into an electric furnace, and heated within a range of 160° C. ⁇ 180° C. As a result, the epoxy resin as the low thermal conductivity layer 26 is indurate and formed.
- the thermal conductivity of such a low thermal conductivity layer 26 is also about between 418.605 ⁇ 10 4 W/m ⁇ K through 9209.31 ⁇ 10 ⁇ 4 W/m ⁇ K (between 10 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C. through 22 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C.).
- UV ink an indurative ink which is indurate by ultraviolet irradiation
- the UV ink is seeped on the back surface of the semiconductor wafer 30 .
- the seeped epoxy resin is uniformly spread until a thickness of the epoxy resin is about 200 ⁇ m.
- the semiconductor wafer 30 is put into an electric furnace, and heated within a range of 160° C. ⁇ 180° C. As a result, the UV ink as the low thermal conductivity layer 26 is indurate and formed.
- the thermal conductivity of such a low thermal conductivity layer 26 is about between 418.605 ⁇ 10 ⁇ 4 W/m ⁇ K through 8372.1 ⁇ 10 ⁇ 4 W/m ⁇ K (between 1 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C. through 20 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C.).
- FIGS. 5 ( a ) through 5 ( c ) are cross-sectional views showing an example of a manufacturing method of the low thermal conductivity layer 26 .
- the low light permeable film 54 does not include a carbon and an aluminum.
- the epoxy adhesive 52 is coated on the back surface of the semiconductor wafer 30 .
- the low light permeable film 54 is superimposed on the epoxy adhesive 52 .
- the semiconductor wafer 30 is put into an electric furnace, and heated to about 150° C.
- the epoxy adhesive 52 and the low light permeable film 54 are bonded, and the low thermal conductivity layer 26 is formed.
- the thermal conductivity of such a low thermal conductivity layer 26 is about between 2093.025 ⁇ 10 ⁇ 4 W/m ⁇ K through 9209.31 ⁇ 10 ⁇ 4 W/m ⁇ K (between 5 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C. through 22 ⁇ 10 ⁇ 4 cal/cm ⁇ sec ⁇ ° C.).
- the low thermal conductivity layer 26 does not readily conduct heat is formed on the back surface of the semiconductor chip 10 , the heat of the laser light 38 as illustrated in FIG. 4 , is concentrated at the laser irradiation area of the low thermal conductivity layer 26 . Since the laser irradiation area of the layer 26 is dissolved, an impression can be formed using a low energy. Furthermore, since the low thermal conductivity layer 26 is formed after a back-grinding process of the semiconductor wafer 30 (the semiconductor chip 10 ), a better low thermal conductivity layer 26 can be formed without surface concavity and convexity and an interfusion of foreign particle into the layer 26 .
- the dissolution and peeling between the pad electrodes 12 and the wiring patterns 14 , the wiring patterns 14 and the bump electrodes 20 , and the bump electrodes 20 and the solder balls 24 , can be prevented. Also, the dissolution and peeling of the wiring patterns 14 can be avoided. Furthermore, the integrated circuit which is formed in the device surface of the semiconductor chip 10 can be prevented from being destroyed. Therefore, the laser impression can be formed without a negative effect on the device surface of the semiconductor chip 10 due to exothermic heat of the laser impression.
- the present invention presents an example in which the laser impression is formed after the semiconductor wafer 30 is divided into plural semiconductor chips 10
- the present invention is not limited to this example and the laser impression may be formed prior to dividing the semiconductor wafer 30 . Therefore, the commodity transaction with the wafer-level as well as the chip size level can be fulfilled.
- the present invention presents an example in which the low thermal conductivity layer 26 is formed on the entire back surface of the semiconductor wafer 30 (the semiconductor chip 10 ), the present invention is not limited to this example and the low thermal conductivity layer 26 may be only formed on the impression area of the back surface.
- the semiconductor device and the method of manufacturing the same according to the present invention can form a laser impression without damaging the device surface of the semiconductor chip.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Dicing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
A low thermal conductivity layer is formed on a back surface of a semiconductor wafer or chip, and a laser impression is formed on the low thermal conductivity layer. The laser impression can be formed without damaging the device surface of the semiconductor wafer or chip due to exothermic heat of the laser impression.
Description
- 1. Field of the Invention
- The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a wafer-level chip size package (WCSP).
- The present application claims priority under 35 U.S.C. §119 to Japanese Patent Application No. 2001-155148, filed May 24, 2001, which is herein incorporated by reference in its entirety for all purposes.
- 2. Description of the Related Art
- The WCSP is one of semiconductor mold packages, a that has simple packaging. A plurality of pads are constructed for a plurality of semiconductor chips, are formed on a silicon substrate at the wafer-level. Then, bump electrodes for an assembly are formed, after wiring patterns connecting the pads are formed. Next, solder balls for packaging are formed on the bump electrodes. Finally, the wafer-level silicon substrate is divided into chip size pieces. At this time, between the pads, the wiring patterns and the bump electrodes are electrically connected by using solder balls, for instance. Similarly to other types of mold packages, such as a ball grid array (BGA) and a chip size package (CSP), manufacturing of the WCSP is performed as an assembly process.
- Since such a WCSP is a commodity transacted at the wafer-level as well as the chip size level both of the chip size and wafer levels are impressed with a commodity description or identification. Commonly, since the pads, the wiring patterns and the bump electrodes are formed on a device surface of the silicon substrate, an impression for the WCSP is performed on a back surface which is opposite from the device surface. A conventional impression method for the WCSP, method is stamp printing using a rubber-stamp. However, the stamp printing has a few disadvantages, for example wear of the stamp and changing of ink. Also, a laser impression that is to be applied to another mold package must be set up, a slowing the process and increasing cost.
- At the back surface of a conventional WCSP, since no resist is applied after back-grinding of the WCSP, the silicon substrate is barely formed. When the laser impression is formed in such a WCSP, thermal energy of laser light is conducted at the device surface (a surface of integrated circuit), whereby aluminum wiring is damaged and bonding between aluminum pads and wiring patterns may be destroyed.
- The present invention is therefore directed to providing a method of manufacturing a semiconductor device, which substantially overcome one or more of the problems due to the limitations and disadvantages of the related art.
- It is an objective of the invention to provide a semiconductor device and a method of manufacturing the same, whereby a laser impression is formed on, the semiconductor device without any negative effects on the device surface of the semiconductor wafer (chip) due to exothermic heat generated during formation of the laser impression.
- To achieve the above noted and other objects, a semiconductor device and a method of manufacturing the same of the present invention includes forming a low thermal conductivity layer on the back surface of the semiconductor wafer (chip), and the laser impression is formed on the low thermal conductivity layer.
- According to the present invention, the laser impression can be formed without damaging the device surface of the semiconductor wafer (chip).
- The above and further objects and novel features of the invention will more fully appear from the following detailed description, appended claims and accompanying drawings.
- While the specification concludes with claims particularly pointing out and distinctly claiming the subject matter which is regarded as the invention, it is believed that the invention, the objects and features of the invention and further objects, features and advantages thereof will be better understood from the following description taken in connection with the accompanying drawings in which:
-
FIG. 1 is an oblique perspective illustration showing a semiconductor device according to a first preferred embodiment of the present invention; -
FIG. 2 is a cross-sectional view showing the semiconductor device according to the first preferred embodiment of the present invention; - FIGS. 3(a) through 3(h) are cross-sectional views showing a method of manufacturing the semiconductor device according to the first preferred embodiment of the present invention;
-
FIG. 4 is an explanation diagram showing formation of a laser impression according to the first preferred embodiment of the present invention; and - FIGS. 5(a) through 5(c) are cross-sectional views showing an example of manufacturing method of a low thermal conductivity layer.
- Preferred embodiments of the present invention will hereinafter be described in detail with reference to the accompanying drawings. The drawings used for this description typically illustrate major characteristic parts in order that the present invention will be easily understood.
-
FIG. 1 is an oblique perspective illustration showing asemiconductor device 100 according to a first preferred embodiment of the present invention.FIG. 2 is a cross-sectional view showing thesemiconductor device 100 according to the first preferred embodiment of the present invention. Thesemiconductor device 100 includes asemiconductor chip 10, apad electrode 12, awiring pattern 14, aprotection layer 16, aninsulating layer 18, abump electrode 20,resin 22, asolder ball 24, a lowthermal conductivity layer 26 and animpression 28. Thesemiconductor chip 10 indicates a semiconductor substrate having an integratedcircuit 11. Thepad electrode 12 is formed on the semiconductor chip, and electrically connected to the integrated circuit. Such apad electrode 12 may be an aluminum or an aluminum alloy for example. Thepad electrode 12 may be a copper or a copper alloy for example and is electrically connected to thebump electrode 20, through thewiring pattern 14 may be a copper or a copper alloy. Theprotection layer 16 protecting a device region may be a nitride layer for example, and is formed on thesemiconductor chip 10 as having openings exposing thepad electrode 12. Theinsulating layer 18 may be a polyimide for example, and is formed on theprotection layer 16 as having openings exposing thepad electrode 12 as well as theprotection layer 16. As a result, thepad electrode 12 is exposed through the openings of theprotection layer 16 and theinsulating layer 18. - The
wiring pattern 14 and thebump electrode 20 are formed over theinsulating layer 18, and are electrically connected to thepad electrode 12. Areas surrounding thewiring pattern 14 and thebump electrode 20 are sealed by theresin 22, however a part of thebump electrode 20 may be exposed. Thesolder ball 24 as a metal electrode is formed on the exposed region of thebump electrode 20. - The
semiconductor chip 10 has a device surface including the integratedcircuit 11, thepad electrode 12 and thewiring pattern 14, and a back surface which is opposite from the device surface. The lowthermal conductivity layer 26 is formed on the back surface of thesemiconductor chip 10. As shown inFIG. 1 , theimpression 28 which indicates, for example a company name, a product name or a serial number, is impressed on the exposed surface of the lowthermal conductivity layer 26 by using a laser. Since theresin 22 and the lowthermal conductivity layer 26 are not formed on a side surface of thesemiconductor chip 10, the side surface of thesemiconductor chip 10 is exposed. - Next, a method of manufacturing such a semiconductor device will be described with reference to FIGS. 3(a) through 3(h).
- FIGS. 3(a) through 3(h) are cross-sectional views showing a method of manufacturing the
semiconductor device 100 according to a first preferred embodiment of the present invention. Asemiconductor wafer 30 is a disciform substrate obtaining by slicing a disciform silicon ingot which is formed by a czochralski method (e.g. a C-Z method).Integrated circuits 11 are formed on the device surface of thesemiconductor wafer 30. - As shown in
FIG. 3 (a), thepad electrodes 12 which are electrically connected to the integratedcircuit 11, is formed on thesemiconductor wafer 30. Theprotection layer 16 protecting theintegrated circuit 11 and having openings 17 corresponding to locations of thepad electrodes 12, is formed on thesemiconductor wafer 30. And, theinsulating layer 18 havingopenings 19 corresponding to locations of thepad electrodes 12, is formed on theprotection layer 16. Theinsulating layer 18 may be a polyimide for example. - Next, as shown in
FIG. 3 (b), aresist pattern 32 exposing thepad electrodes 12 and portions ofinsulating layer 18 is formed over thesemiconductor wafer 30. Theresist patterns 32 are used as a mask pattern when thewiring pattern 14 is formed at a following process step. - Next, as shown in
FIG. 3 (c), thewiring patterns 14 may be a copper for example, are formed on the basis of theresist pattern 32 by using an electrolytic plating. Thickness and width of thewiring patterns 14 are 5 μm, respectively. Thewiring patterns 14 are electrically connected to thepad electrode 12 in the openings. - Next, as shown in
FIG. 3 (d), a resistpattern 34 exposing parts of thewiring patterns 14, is formed over thesemiconductor wafer 30 after the resistpattern 32 is removed. A thickness of the resistpattern 34 is about 100 μm.Bump electrodes 20 are formed at locations corresponding to exposed parts of thewiring patterns 14 by using the resistpattern 34. Thebump electrodes 20 may be a copper for example, and may be formed by electrolytic plating so as to electrically connected to thewiring patterns 14 at the exposed parts of thewiring patterns 14. The resistpattern 34 is removed after thebump electrodes 20 are formed. - Next, as shown in
FIG. 3 (e), the device surface of thesemiconductor wafer 30 including thewiring patterns 14 and thebump electrodes 20 is sealed by aresin 22. At this time, theresin 22 covers thewiring patterns 14 and thebump electrodes 20. A thickness of theresin 22 is about 150 μm, and a thickness of theresin 22 on thebump electrode 20 is about 50 μm. - Next, as shown in
FIG. 3 (f), a surface of theresin 22 is ground by using, for example a grinding blade until thebump electrodes 20 are exposed.Solder balls 24 are formed on the exposed surfaces of thebump electrodes 20. Thesolder balls 24 are used as metal electrodes for packaging. - Next, as shown in
FIG. 3 (g), the back surface of thesemiconductor wafer 30 which is opposite from the device surface is ground. Then, the lowthermal conductivity layer 26 is formed on the ground back surface. Such grinding of the back surface is called a back-grind process. - Next, as shown in
FIG. 3 (h), the semiconductor wafer is divided into plural chip size devices by using a diamond blade for example. Finally, theimpression 28 including various characters (company and product name, a serial number, and so on), is impressed on the lowthermal conductivity layer 26 which is formed on the ground back surface of the plurality of chip size devices by using a laser impression method. - In the first preferred embodiment of the present invention, since the low
thermal conductivity layer 26 is formed after the device surface of thesemiconductor wafer 30 is sealed by theresin 22, the lowthermal conductivity layer 26 can be formed as having an impression thereon without damaging the device surface. -
FIG. 4 is an explanation diagram showing a method of a laser impression according to the first preferred embodiment of the present invention. As shown inFIG. 4 , the laser impression is performed by using alaser oscillator 36, for example a yttrium aluminum garnet (YAG) laser. Alaser light 38 which is output from thelaser oscillator 36 is reflected by amirror 40, and then exposed on the back surface of the semiconductor chip 10 (the semiconductor device) having the lowthermal conductivity layer 26 thereon. Specifically, theimpression 28 including various characters is impressed on the lowthermal conductivity layer 26 by a scan in response to a movement of the mirror 40 (e.g. a porigon mirror). On the other hand, the impression process may also be performed by a transcription of the various characters which are carved on a glass mask. Specifically, the various characters are transcribed on the lowthermal conductivity layer 26 by using such a glass mask as a mask, when thelaser light 38 is exposed on the lowthermal conductivity layer 26. - In the first preferred embodiment of the present invention, an irradiation condition of such a laser is described below. It should be understood that the following conditions are provided as an example and should not be constructed as limiting, since different conditions may be used to create the laser impression without damaging the chip on which low
thermal conductivity layer 26 is formed. -
- (1) A laser type is a yttrium aluminum garnet laser (YAG laser).
- (2) A wavelength of the YAG laser is 1.06 μm.
- (3) A strength of the YAG laser is between 740 mJ through 800 mJ.
- (4) A scan type of the YAG laser is a 10 kHz flasher.
- (5) A scan speed of the YAG laser is between 100 ms/m through 300 ms/m.
- Next, a detailed description of the low
thermal conductivity layer 26 will be given below. The lowthermal conductivity layer 26 has a low thermal conductivity, and is possible to impress characters thereon using a thermal print having a low energy. Specifically, the lowthermal conductivity layer 26 has a thermal conductivity lower than that of the semiconductor substrate which may be a silicon for example. Since the thermal conductivity of the lowthermal conductivity layer 26 is relatively lower than that of the substrate, an impression may be formed on the lowthermal conductivity layer 26 using a lower energy. The lowthermal conductivity layer 26 as covered on the device surface having the integrated circuit prevents thermal conductance of heat generated during formation of the laser impression. - The favorable thermal conductivity as such a low
thermal conductivity layer 26 is, for example between 10×10−4 (W/m·K) through 10×10−2 (W/m·K), since the thermal conductivity of the silicon is 138.13956 W/m·K (0.33 cal/cm·sec·° C.). In the first preferred embodiment, the most favorable thermal conductivity of the lowthermal conductivity layer 26 is between 10×10−4 (W/m·K) through 25×10−4 (W/m·K). By the way, a printing energy needed to form the impression must increase when such a thermal conductivity is less than 10×10−5 (W/m·K). Also, the thermal conductance on the device surface occurs more easily when such a thermal conductivity is more than 10×10−2 (W/m·K). As a result, a dissolution and a peeling of various connections at thepad electrodes 12 for example, thewiring patterns 14, thebump electrodes 20 and thesolder balls 24 for example, occur more easily. Furthermore, thewiring pattern 14 is easier to dissolve and peel. The thermal conductivity in the first preferred embodiment indicates various layer's thermal conductivity. - The low
thermal conductivity layer 26 may be for example an epoxy resin, a polyethylene resin, a polyester resin, a polymide resin or a polyurethane resin, as used in a normal packaging process. Also, a thickness of the lowthermal conductivity layer 26 is selected in accordance with the packaging type, for example equal to or more than 50 μm. In the first preferred embodiment, the most favorable thickness of the lowthermal conductivity layer 26 is between 100 μm through 200 μm. - The low
thermal conductivity layer 26 may be formed by coating using a liquid (paste) material, and also by bonding using a film material. The lowthermal conductivity layer 26 can be formed fast, by using such forming processes. The coating using a liquid (paste) material is suitable for forming a uniform layer quickly for a comparatively large wafer. On the other hand, the bonding using a film material is suitable for forming a low thermal conductivity layer quickly and cheaply, since management of such a material is easy and requires simple installation. - As such a coating method, there are, for example a spin coating method using a spinner and a paint coating method by using movement of a dispenser. The spin coating method using such a spinner is suitable for forming a uniform layer. On the other hand, the paint coating method using a dispenser is suitable for forming a uniform layer selectively on the semiconductor substrate. Furthermore, other coating methods include a blade coating method, a wire bar coating method, a spray coating method, a bead coating method, an air knife coating method, a curtain coating method, and a coating method which provides a liquid (paste) material down a metal mold setting on the semiconductor substrate. The low
thermal conductivity layer 26 is indurate or hardened by pressing, a heating or a light irradiation (e.g. ultraviolet rays). - On the other hand, bonding methods using such a film material may use for example a thermal indurative adhesive (e.g. an epoxy adhesive), a light indurative adhesive or an adhesive tape. These bonding methods are suitable for forming the layer quickly and cheaply.
- The thermal conductivity of the low
thermal conductivity layer 26 is adjustable by way of section of the above noted various materials. Next, a first example using an epoxy resin as a material is described. The paste epoxy resin is seeped on the back surface of thesemiconductor wafer 30 illustrated inFIG. 3 (f) for example. Then, the seeped epoxy resin is uniformly spread until a thickness of the epoxy resin is about 200 μm. Next, thesemiconductor wafer 30 is put into an electric furnace, and heated within a range of 160° C.˜180° C. As a result, the epoxy resin as the lowthermal conductivity layer 26 as illustrated inFIG. 3 (g) for example, is indurate and formed. The thermal conductivity of such a lowthermal conductivity layer 26 is about between 418.605×10−4 W/m·K through 9209.31×10−4 W/m·K (between 10×10−4 cal/cm·sec·° C. through 22×10−4 cal/cm·sec·° C.). - Next, a second example using a metal mold is described below. The paste epoxy resin is provided down the metal mold setting on the back surface of the
semiconductor substrate 30. Then, the metal mold is compressed together until a thickness of the epoxy resin is about 200 μm. Next, thesemiconductor wafer 30 is put into an electric furnace, and heated within a range of 160° C.˜180° C. As a result, the epoxy resin as the lowthermal conductivity layer 26 is indurate and formed. The thermal conductivity of such a lowthermal conductivity layer 26 is also about between 418.605×104 W/m·K through 9209.31×10−4 W/m·K (between 10×10−4 cal/cm·sec·° C. through 22×10−4 cal/cm·sec·° C.). - Next, a third example using an indurative ink which is indurate by ultraviolet irradiation (an UV ink) is described below. The UV ink is seeped on the back surface of the
semiconductor wafer 30. Then, the seeped epoxy resin is uniformly spread until a thickness of the epoxy resin is about 200 μm. Next, thesemiconductor wafer 30 is put into an electric furnace, and heated within a range of 160° C.˜180° C. As a result, the UV ink as the lowthermal conductivity layer 26 is indurate and formed. The thermal conductivity of such a lowthermal conductivity layer 26 is about between 418.605×10−4 W/m·K through 8372.1×10−4 W/m·K (between 1×10−4 cal/cm·sec·° C. through 20×10−4 cal/cm·sec·° C.). - Next, a fourth example using an
epoxy adhesive 52 and a low light permeable film 54, for example a polyester film and polyethylene film, is described below. FIGS. 5(a) through 5(c) are cross-sectional views showing an example of a manufacturing method of the lowthermal conductivity layer 26. The low light permeable film 54 does not include a carbon and an aluminum. - As shown in
FIG. 5 (a), theepoxy adhesive 52 is coated on the back surface of thesemiconductor wafer 30. Then, as shown inFIG. 5 (b), the low light permeable film 54 is superimposed on theepoxy adhesive 52. Next, thesemiconductor wafer 30 is put into an electric furnace, and heated to about 150° C. As a result, as shown inFIG. 5 (c), theepoxy adhesive 52 and the low light permeable film 54 are bonded, and the lowthermal conductivity layer 26 is formed. The thermal conductivity of such a lowthermal conductivity layer 26 is about between 2093.025×10−4 W/m·K through 9209.31×10−4 W/m·K (between 5×10−4 cal/cm·sec·° C. through 22×10−4 cal/cm·sec·° C.). - According to the first preferred embodiment of the present invention, since the low
thermal conductivity layer 26 does not readily conduct heat is formed on the back surface of thesemiconductor chip 10, the heat of thelaser light 38 as illustrated inFIG. 4 , is concentrated at the laser irradiation area of the lowthermal conductivity layer 26. Since the laser irradiation area of thelayer 26 is dissolved, an impression can be formed using a low energy. Furthermore, since the lowthermal conductivity layer 26 is formed after a back-grinding process of the semiconductor wafer 30 (the semiconductor chip 10), a better lowthermal conductivity layer 26 can be formed without surface concavity and convexity and an interfusion of foreign particle into thelayer 26. - As a result, dissolution and peeling between the
pad electrodes 12 and thewiring patterns 14, thewiring patterns 14 and thebump electrodes 20, and thebump electrodes 20 and thesolder balls 24, can be prevented. Also, the dissolution and peeling of thewiring patterns 14 can be avoided. Furthermore, the integrated circuit which is formed in the device surface of thesemiconductor chip 10 can be prevented from being destroyed. Therefore, the laser impression can be formed without a negative effect on the device surface of thesemiconductor chip 10 due to exothermic heat of the laser impression. - While the first preferred embodiment of the present invention presents an example in which the laser impression is formed after the
semiconductor wafer 30 is divided intoplural semiconductor chips 10, the present invention is not limited to this example and the laser impression may be formed prior to dividing thesemiconductor wafer 30. Therefore, the commodity transaction with the wafer-level as well as the chip size level can be fulfilled. - Further, while the first preferred embodiment of the present invention presents an example in which the low
thermal conductivity layer 26 is formed on the entire back surface of the semiconductor wafer 30 (the semiconductor chip 10), the present invention is not limited to this example and the lowthermal conductivity layer 26 may be only formed on the impression area of the back surface. - As described above, the semiconductor device and the method of manufacturing the same according to the present invention can form a laser impression without damaging the device surface of the semiconductor chip.
- The present invention has been described with reference to illustrative embodiments, however, this invention must not be considered to be confined only to the embodiments illustrated. Various modifications and changes of these illustrative embodiments and the other embodiments of the present invention will become apparent to those skilled in the art with reference to the description of the present invention. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.
Claims (19)
1-24. (canceled)
25. A method of manufacturing a semiconductor device comprising:
providing a semiconductor substrate having a first surface and a second surface which is opposite the first surface, wherein the first surface of the semiconductor substrate includes a pad electrode;
forming a first insulating layer which covers the first surface of the semiconductor substrate and exposes the pad electrode;
forming a second insulating layer which covers the first insulating layer and exposes the pad electrode;
grinding the second surface of the semiconductor substrate;
forming a low thermal conductivity layer on the ground second surface of the semiconductor substrate;
dividing the semiconductor substrate into plural semiconductor chip pieces; and
forming a laser impression on the low thermal conductivity layer of the
26. A The method of manufacturing according to claim 25 , further comprising forming a ball electrode on an exposed top of the pad electrode.
27. The method of manufacturing according to claim 25 , wherein said forming a low thermal conductivity layer comprises coating a liquid material on the ground second surface of the semiconductor substrate.
28. The method of manufacturing according to claim 25 , wherein said forming a low thermal conductivity layer comprises bonding a film material on the ground second surface of the semiconductor substrate using an adhesive.
29. The method of manufacturing according to claim 25 , wherein the low thermal conductivity layer has a thermal conductivity within a range of 10×10−4 W/m·K˜10×10−2 W/m·K.
30. The method of manufacturing according to claim 25 , wherein the laser impression is a product name.
31. The method of manufacturing according to claim 25 , wherein the laser impression is a product number.
32. The method of manufacturing according to claim 25 , wherein the laser impression is a company name.
33. The method of manufacturing according to claim 25 , wherein the laser impression is a serial number.
34. A method of manufacturing a semiconductor device comprising:
providing a semiconductor substrate having a first surface and a second surface which is opposite the first surface, wherein the first surface of the semiconductor substrate includes a pad electrode;
forming a first insulating layer which covers the first surface of the semiconductor substrate and exposes the pad electrode;
forming a second insulating layer which covers the first insulating layer and exposes the pad electrode;
grinding the second surface of the semiconductor substrate;
forming a low thermal conductivity layer on the ground second surface of the semiconductor substrate;
forming a laser impression on the low thermal conductivity layer; and
dividing the semiconductor substrate having the laser impression into plural semiconductor chip pieces.
35. The method of manufacturing according to claim 34 , further comprising forming a ball electrode on an exposed top of the pad electrode.
36. The method of manufacturing according to claim 34 , wherein said forming a low thermal conductivity layer comprises coating a liquid material on the ground second surface of the semiconductor substrate.
37. The method of manufacturing according to claim 34 , wherein said forming a low thermal conductivity layer comprises bonding a film material on the ground second surface of the semiconductor substrate using an adhesive.
38. The method of manufacturing according to claim 34 , wherein the low thermal conductivity layer has a thermal conductivity within a range of 10×10−4 W/m·K˜10×10−2 W/m·K.
39. The method of manufacturing according to claim 34 , wherein the laser impression is a product name.
40. The method of manufacturing according to claim 34 , wherein the laser impression is a product number.
41. The method of manufacturing according to claim 34 , wherein the laser impression is a company name.
42. The method of manufacturing according to claim 34 , wherein the laser impression is a serial number.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/992,701 US20050101106A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001155148A JP2002353347A (en) | 2001-05-24 | 2001-05-24 | Semiconductor device and method of manufacturing same |
JP155148/2001 | 2001-05-24 | ||
US10/151,156 US6610590B2 (en) | 2001-05-24 | 2002-05-21 | Method of manufacturing a laser impression on a low thermal conductivity layer of a semiconductor device |
US10/465,695 US20030215980A1 (en) | 2001-05-24 | 2003-06-20 | Method of manufacturing a semiconductor device |
US10/992,701 US20050101106A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/465,695 Division US20030215980A1 (en) | 2001-05-24 | 2003-06-20 | Method of manufacturing a semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050101106A1 true US20050101106A1 (en) | 2005-05-12 |
Family
ID=18999388
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/151,156 Expired - Lifetime US6610590B2 (en) | 2001-05-24 | 2002-05-21 | Method of manufacturing a laser impression on a low thermal conductivity layer of a semiconductor device |
US10/465,695 Abandoned US20030215980A1 (en) | 2001-05-24 | 2003-06-20 | Method of manufacturing a semiconductor device |
US10/992,701 Abandoned US20050101106A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
US10/992,725 Abandoned US20050090025A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
US10/992,750 Abandoned US20050090026A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/151,156 Expired - Lifetime US6610590B2 (en) | 2001-05-24 | 2002-05-21 | Method of manufacturing a laser impression on a low thermal conductivity layer of a semiconductor device |
US10/465,695 Abandoned US20030215980A1 (en) | 2001-05-24 | 2003-06-20 | Method of manufacturing a semiconductor device |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/992,725 Abandoned US20050090025A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
US10/992,750 Abandoned US20050090026A1 (en) | 2001-05-24 | 2004-11-22 | Method of manufacturing a semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (5) | US6610590B2 (en) |
JP (1) | JP2002353347A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050090025A1 (en) * | 2001-05-24 | 2005-04-28 | Mikio Otaki | Method of manufacturing a semiconductor device |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002353369A (en) * | 2001-05-28 | 2002-12-06 | Sharp Corp | Semiconductor package and its manufacturing method |
KR100408417B1 (en) * | 2001-10-30 | 2003-12-06 | 삼성전자주식회사 | Wafer treatment method for protecting the fuse box of semiconductor chip |
US7579681B2 (en) * | 2002-06-11 | 2009-08-25 | Micron Technology, Inc. | Super high density module with integrated wafer level packages |
US20030218246A1 (en) * | 2002-05-22 | 2003-11-27 | Hirofumi Abe | Semiconductor device passing large electric current |
US20050161814A1 (en) * | 2002-12-27 | 2005-07-28 | Fujitsu Limited | Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus |
US7390688B2 (en) | 2005-02-21 | 2008-06-24 | Casio Computer Co.,Ltd. | Semiconductor device and manufacturing method thereof |
JP4042749B2 (en) * | 2005-02-21 | 2008-02-06 | カシオ計算機株式会社 | Manufacturing method of semiconductor device |
JP2006344795A (en) * | 2005-06-09 | 2006-12-21 | Disco Abrasive Syst Ltd | Dividing method of wafer |
JP2007214502A (en) * | 2006-02-13 | 2007-08-23 | Oki Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
US7569422B2 (en) * | 2006-08-11 | 2009-08-04 | Megica Corporation | Chip package and method for fabricating the same |
TW201011830A (en) * | 2008-09-03 | 2010-03-16 | United Test Ct Inc | Self-adhesive semiconductor wafer |
US8080870B2 (en) * | 2009-06-18 | 2011-12-20 | Intel Corporation | Die-warpage compensation structures for thinned-die devices, and methods of assembling same |
US8685761B2 (en) * | 2012-02-02 | 2014-04-01 | Harris Corporation | Method for making a redistributed electronic device using a transferrable redistribution layer |
WO2021054017A1 (en) * | 2019-09-20 | 2021-03-25 | 株式会社村田製作所 | Module |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6114191A (en) * | 1996-05-28 | 2000-09-05 | Intersil Corporation | Semiconductor packaging method |
US6175162B1 (en) * | 1998-01-14 | 2001-01-16 | National Semiconductor Corporation | Semiconductor wafer having a bottom surface protective coating |
US6294840B1 (en) * | 1999-11-18 | 2001-09-25 | Lsi Logic Corporation | Dual-thickness solder mask in integrated circuit package |
US20010042902A1 (en) * | 2000-05-18 | 2001-11-22 | Integrated Electronics & Packaging Technologies, Inc. | Semiconductor device and method of manufacturing the same |
US6448632B1 (en) * | 2000-08-28 | 2002-09-10 | National Semiconductor Corporation | Metal coated markings on integrated circuit devices |
US6495393B2 (en) * | 1998-09-25 | 2002-12-17 | Advanced Micro Devices, Inc. | Method to improve chip scale package electrostatic discharge performance and suppress marking artifacts |
US6501169B1 (en) * | 1999-11-29 | 2002-12-31 | Casio Computer Co., Ltd. | Semiconductor device which prevents leakage of noise generated in a circuit element forming area and which shields against external electromagnetic noise |
US6600234B2 (en) * | 1999-02-03 | 2003-07-29 | Casio Computer Co., Ltd. | Mounting structure having columnar electrodes and a sealing film |
US20050090025A1 (en) * | 2001-05-24 | 2005-04-28 | Mikio Otaki | Method of manufacturing a semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6231196B1 (en) * | 1997-03-27 | 2001-05-15 | Precision Laser Marking, Inc. | Laser marking process and products |
JP4809957B2 (en) * | 1999-02-24 | 2011-11-09 | 日本テキサス・インスツルメンツ株式会社 | Manufacturing method of semiconductor device |
JP2001044304A (en) * | 1999-08-03 | 2001-02-16 | Sony Corp | Method of sealing package |
JP2001085285A (en) * | 1999-09-13 | 2001-03-30 | Toshiba Corp | Semiconductor device and its manufacture |
US6295840B1 (en) * | 2000-11-15 | 2001-10-02 | Air Products And Chemicals, Inc. | Pressurized liquid cryogen process |
-
2001
- 2001-05-24 JP JP2001155148A patent/JP2002353347A/en active Pending
-
2002
- 2002-05-21 US US10/151,156 patent/US6610590B2/en not_active Expired - Lifetime
-
2003
- 2003-06-20 US US10/465,695 patent/US20030215980A1/en not_active Abandoned
-
2004
- 2004-11-22 US US10/992,701 patent/US20050101106A1/en not_active Abandoned
- 2004-11-22 US US10/992,725 patent/US20050090025A1/en not_active Abandoned
- 2004-11-22 US US10/992,750 patent/US20050090026A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6114191A (en) * | 1996-05-28 | 2000-09-05 | Intersil Corporation | Semiconductor packaging method |
US6175162B1 (en) * | 1998-01-14 | 2001-01-16 | National Semiconductor Corporation | Semiconductor wafer having a bottom surface protective coating |
US6495393B2 (en) * | 1998-09-25 | 2002-12-17 | Advanced Micro Devices, Inc. | Method to improve chip scale package electrostatic discharge performance and suppress marking artifacts |
US6600234B2 (en) * | 1999-02-03 | 2003-07-29 | Casio Computer Co., Ltd. | Mounting structure having columnar electrodes and a sealing film |
US6294840B1 (en) * | 1999-11-18 | 2001-09-25 | Lsi Logic Corporation | Dual-thickness solder mask in integrated circuit package |
US6501169B1 (en) * | 1999-11-29 | 2002-12-31 | Casio Computer Co., Ltd. | Semiconductor device which prevents leakage of noise generated in a circuit element forming area and which shields against external electromagnetic noise |
US20010042902A1 (en) * | 2000-05-18 | 2001-11-22 | Integrated Electronics & Packaging Technologies, Inc. | Semiconductor device and method of manufacturing the same |
US6448632B1 (en) * | 2000-08-28 | 2002-09-10 | National Semiconductor Corporation | Metal coated markings on integrated circuit devices |
US20050090025A1 (en) * | 2001-05-24 | 2005-04-28 | Mikio Otaki | Method of manufacturing a semiconductor device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050090025A1 (en) * | 2001-05-24 | 2005-04-28 | Mikio Otaki | Method of manufacturing a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20050090025A1 (en) | 2005-04-28 |
US20050090026A1 (en) | 2005-04-28 |
US20020177294A1 (en) | 2002-11-28 |
US20030215980A1 (en) | 2003-11-20 |
US6610590B2 (en) | 2003-08-26 |
JP2002353347A (en) | 2002-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6610590B2 (en) | Method of manufacturing a laser impression on a low thermal conductivity layer of a semiconductor device | |
US7696009B2 (en) | Method for fabricating a semiconductor device having a heat radiation layer | |
US6861345B2 (en) | Method of disposing conductive bumps onto a semiconductor device | |
US5860585A (en) | Substrate for transferring bumps and method of use | |
US7043830B2 (en) | Method of forming conductive bumps | |
US7256069B2 (en) | Wafer-level package and methods of fabricating | |
US6350664B1 (en) | Semiconductor device and method of manufacturing the same | |
US7573006B2 (en) | Apparatus relating to the reconstruction of semiconductor wafers for wafer-level processing | |
US20040170915A1 (en) | Methods for preparing ball grid array substrates via use of a laser | |
US7199464B2 (en) | Semiconductor device structures including protective layers formed from healable materials | |
CN1645597B (en) | Semiconductor device and method of manufacturing same | |
JP2002093830A (en) | Manufacturing method of chip-like electronic component, and manufacturing method of pseudo-wafer used for the manufacturing method | |
JP2011528507A (en) | Method and system for packaging integrated circuits with thin metal contacts | |
JP2000040773A (en) | Resin-sealed semiconductor device and manufacture thereof | |
JP2002299500A (en) | Method for fabricating chip electronic component and chip electronic component, method for producing dummy wafer for use in its fabrication and dummy wafer | |
TW444258B (en) | Manufacturing method of printed bump on semiconductor wafer or substrate | |
JP3314662B2 (en) | Method of forming bump | |
JPH07211721A (en) | Electronic part and its manufacture as well as electronic part mounting table | |
JPH05251505A (en) | Method of connecting ic chip to area tape | |
JPH09283555A (en) | Mounting structure of semiconductor chip, manufacture of semiconductor package and semiconductor package | |
CN105977211B (en) | Pinboard and organic substrate assemble method for integrated antenna package | |
US9824925B2 (en) | Flip chip alignment mark exposing method enabling wafer level underfill | |
JP2004356662A (en) | Flip chip mounting method and printed circuit board | |
CN116466552A (en) | Alignment mark and application thereof, read-out circuit chip and application thereof | |
JP2002261060A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |