US20050072121A1 - Method and system for shipping semiconductor wafers - Google Patents
Method and system for shipping semiconductor wafers Download PDFInfo
- Publication number
- US20050072121A1 US20050072121A1 US10/680,976 US68097603A US2005072121A1 US 20050072121 A1 US20050072121 A1 US 20050072121A1 US 68097603 A US68097603 A US 68097603A US 2005072121 A1 US2005072121 A1 US 2005072121A1
- Authority
- US
- United States
- Prior art keywords
- wafers
- recessed portion
- coin
- coin stack
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
- H01L21/67346—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders characterized by being specially adapted for supporting a single substrate or by comprising a stack of such individual supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
- H01L21/6735—Closed carriers
- H01L21/67369—Closed carriers characterised by shock absorbing elements, e.g. retainers or cushions
Definitions
- This invention relates generally to semiconductor carriers and more particularly to a method and system for shipping semiconductor wafers.
- the wafers are often delivered in a container filled with the wafers in a horizontally stacked configuration.
- the containers are sometimes referred to as coin stacks or coin stack boxes.
- coin stacks or coin stack boxes.
- interconnection conductor material portions e.g., solder bumps, bond pads, post-passivation interconnects
- interconnection portions are subject to being damaged when shipped in coin stack boxes due to rubbing of one wafer against the other through movement of the wafers within the coin box. Damage may result in electrical short circuits on the wafers as well as other undesirable outcomes.
- Another shipping method involves placing the wafers in a container that has a plurality of vertical slots, and shipping the wafers in a vertical configuration. This approach is often costly and results in bulky containers.
- an apparatus includes a plurality of coin stacks of semiconductor wafers.
- Each coin stack includes a plurality of semiconductor wafers separated from an adjacent wafer by a wafer separator disposed within a coin stack carrier.
- the apparatus also includes a shipping box having the plurality of coin stacks disposed therein such that each of the wafers in each of the coin stack carriers has a vertical orientation.
- Some embodiments of the invention provide numerous technical advantages. Some embodiments may benefit from some, none, or all of these advantages. According to one embodiment a method and apparatus are provided that allow shipping of semiconductor wafers with reduced likelihood of damage to the wafer. Such an advantage results, in one embodiment, from disposing coin stacks of wafers in a vertical orientation within a shipping box, which addresses undesired bending of the wafers that is likely to occur when the wafers are disposed horizontally. This results in more reliable wafers.
- FIG. 1 is a schematic diagram illustrating a system and method for shipping wafers in which the wafers are oriented horizontally;
- FIG. 2A is a schematic diagram illustrating a system and method for shipping wafers in which the wafers are oriented vertically;
- FIG. 2B is a flowchart illustrating a method for shipping wafers
- FIG. 3A is a cross sectional drawing of the coin stack of FIG. 2A illustrating additional details of the coin stack of FIG. 2 ;
- FIG. 3B is a cross sectional drawing of the coin stack of FIG. 2A showing an exploded view of portions of FIG. 3A ;
- FIG. 3C is an end view of a separator of the coin stack of FIG. 2A .
- FIGS. 1 through 3 C of the drawings like numerals being used for like and corresponding parts of the various drawings.
- FIG. 1 is a schematic diagram illustrating a system and method for shipping wafers.
- a shipping box 10 is packed with a plurality of coin stacks 12 .
- Each coin stack 12 includes a coin stack carrier 14 , which includes a plurality of wafers 16 separated by corresponding separators 18 .
- a first protection layer 22 and a second protection layer 24 made of foam or other protective material may be utilized for additional protection; however, as used herein “coin stack” refers to a container having at least two wafers separated by a separator (whether or not ring-shaped).
- Separators 18 are used to reduce damage to wafers 16 that may occur due to movement within coin stack carrier 14 while being shipped in shipping box 10 , as described in greater detail in co-pending application entitled “Protective Interleaf for Stacked Wafer Shipping,” having a Serial Number of 10/417,499, filed Apr. 17, 2003, which is incorporated herein by reference for all purposes.
- First protection layer 22 and second protection layer 24 may be made of foam to provide protection to wafers 16 both from contact with the walls of coin stack carrier 14 as well as damage from external forces.
- each coin stack 12 is disposed in shipping box 10 in a horizontal fashion such that wafers 16 are stacked on top of each other as opposed to oriented vertically, as illustrated.
- separators were used between adjacent wafers to reduce wear on a protective overcoat on the wafers. More recently, particular separators have been invented to protect metallization features on the wafers extending beyond the protective overcoat. An example of such separators is also described in co-pending application entitled “Protective Interleaf for Stacked Wafer Shipping,” having a Ser. No. 10/417,499, filed Apr. 17, 2003.
- a ring-shaped separator 18 provides advantages in reducing damages to wafers 16 at least because it reduces contact between wafers 16 and separator 18 , as compared to separators that are solid and would contact wafers 16 at locating other than merely near the wafer's perimeter.
- the teachings of the present invention recognize, however, that the use of such a ring-shaped separator 18 (or similarly-shaped separators) can result in damage to wafers 16 when coin stacks 12 are stored or shipped in a horizontal fashion, such as is illustrated in FIG. 1 .
- the teachings of the invention recognize that due at least in part to bending of the wafers 16 under the force of gravity, which is typically greatest at the center of the wafer because the ring-shaped separator 18 is disposed near the perimeter of wafer 16 , adjacent wafers 16 may nevertheless contact each other. This contact can cause damage to components of wafers 16 , such as bond pads or solder bumps. Similar damage can also be seen even when separators that are not ring-shaped are used.
- coin stacks are disposed in a shipping box 26 in a vertical manner such that wafers 16 are oriented “side by side,” as illustrated in FIG. 2A .
- FIG. 2A is a schematic diagram illustrating a system and method for shipping wafers according to the teachings of the invention
- FIG. 2B is a flow chart illustrating the method.
- the method of the present invention may involve coin stack 12 , coin stack carrier 14 , wafers 16 , separators 18 , first protection layer 22 , and bottom protection layer 24 , each described above in conjunction with FIG. 1 .
- the method begins.
- a plurality of coin stacks 12 including at least a plurality of wafers 16 with separators 18 disposed in between are provided.
- coin stacks 12 may also include protection layers 22 and 24 , in one embodiment.
- coin stacks 12 are oriented in a substantially vertical direction within a shipping box 26 such that wafers 16 are disposed substantially vertically as opposed to substantially horizontal, as in FIG. 1 a .
- vertical is used with reference to the direction of gravity.
- shipping box 26 includes a visual indicia 28 of in which orientation shipping box 26 should be maintained is provided. In this example, an arrow is utilized for visual indicia 28 ; however, other suitable visual indicators may be used, including writing.
- shipping box 26 may be shipped while maintaining its includes wafers 16 is a vertical orientation. Thus, by orienting coin stacks 12 vertically within shipping box 10 , damage to wafers 16 may be reduced while shipping.
- FIGS. 3A-3C illustrate additional details of an example coin stack 12 and in particular an example wafer separator 18 ; however, other types of wafer separators may be utilized, including separators that are not ring-shaped.
- FIG. 3A is a cross-sectional drawing of coin stack 12
- FIG. 3B is an enlarged view of a portion of coin stack 12 . Additional details of this example are described in the above-identified co-pending application.
- Separators 18 may be made, in one embodiment, from semi-rigid antistatic plastic material, such as a conductive polypropylene; however, other materials may also be used, including other conductive plastics. Referring to FIG. 3B , separator 18 has a first surface 40 .
- a first recessed portion 42 is formed in separator 18 .
- the first recessed portion 42 has an outer perimeter shape corresponding to an outer perimeter shape of the wafers 16 it is adapted to retain. Wafers 16 often have a round outer perimeter shape with one or more flat portions or notches.
- the outer perimeter shape of separator 18 is round in this case, which matches the interior shape of the coin stack package 20 .
- the interior shape of the coin stack carrier 12 and/or the outer perimeter shape of the separator 18 may have any of a variety of shapes, including (but not limited to): round, rounded, square, rectangular, hexagonal, or octagonal, for example.
- the outer perimeter shape of the separator 18 need not correspond to the outer perimeter shape of the first recessed portion.
- the use of a separator 18 that contacts wafer 16 near its perimeter but not near the center of wafer 16 may result in bending of wafer 16 when disposed horizontally. This bend may result in damage to wafers 16 due to adjacent wafers contacting each other. But when disposed vertically, such damage is less likely to occur.
- the first recessed portion 42 has a first depth 44 from the first surface 40 .
- the thickness of this first depth 44 may vary. In the embodiment shown in FIG. 3B , the first depth 44 is less than a thickness of the wafer 16 . In other embodiments the first depth 44 may be equal to or greater than the thickness of a wafer 16 retained therein.
- the transition between the first surface 40 and the first recessed portion 42 has a chamfer 46 , in the illustrated embodiment.
- Chamber 46 has an angle of about seventy-five degrees relative to the first surface 40 of the separator 18 , in one embodiment; however, the chamfer 46 may have any angle relative to the first surface 40 in other embodiments.
- the outer perimeter of the first recessed portion 42 may be larger than the outer diameter of a wafer 16 therein to account for manufacturing tolerances of wafers 16 and separators 18 , and to prevent wafers 16 sticking in the separators 18 or breaking due to stresses imparted on wafer 16 . Wafers 16 may be free to move slightly within the bounds of the first recessed portion 42 with a predetermined clearance.
- a second recessed portion 48 is formed in separator 18 within the first recessed portion 42 .
- the second recessed portion 48 has a second surface 50 located at a second depth 52 from first surface 40 of separator 18 .
- the second depth 52 is greater than the first depth 44 .
- the solder bumps 34 are all approximately the same height.
- the second depth 52 minus the first depth 44 is greater than the maximum height 54 of the solder bumps 34 .
- the second recessed portion 48 provides clearance 55 between the bottom surface 50 of the second recessed portion 48 and the bumps 34 so that preferably the bumps 34 do not contact anything during shipping and handling.
- the radial width 56 of the first recessed portion 42 is also designed to provide a radial clearance 58 between the first recessed portion 42 and the bumps 34 .
- the radial width 56 and the radial clearance 58 may vary for different embodiments.
- the outer perimeter shape of the first recessed portion 42 has a round shape, in this embodiment, even though most wafers 16 are round with one or more flat sides or notch(es).
- the first recessed portion 42 may have exactly the same shape as a given wafer 32 (e.g., round with a flat side).
- the first recessed portion 42 may have a notch or portion (not shown) extending radially beyond the major outer perimeter shape of the first recessed portion 42 for allowing access to an outer edge of wafer 16 while it is within the first recessed portion 42 .
- Second recessed portion 48 is completely within the first recessed portion 42 , in one embodiment; however, in other embodiments (not shown), the second recessed portion 48 may have portions extending radially outside of the first recessed portion 42 , for example.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Packaging Frangible Articles (AREA)
Abstract
According to one embodiment of the invention, an apparatus includes a plurality of coin stacks of semiconductor wafers. Each coin stack includes a plurality of semiconductor wafers separated from an adjacent wafer by a wafer separator disposed within a coin stack carrier. The apparatus also includes a shipping box having the plurality of coin stacks disposed therein such that each of the wafers in each of the coin stack carriers has a vertical orientation.
Description
- This invention relates generally to semiconductor carriers and more particularly to a method and system for shipping semiconductor wafers.
- In shipping semiconductor wafers, the wafers are often delivered in a container filled with the wafers in a horizontally stacked configuration. The containers are sometimes referred to as coin stacks or coin stack boxes. Typically there is a gap between the perimeter of the wafers and the inside of the coin box, which allows some movement of the wafers.
- Many wafers have interconnection conductor material portions (e.g., solder bumps, bond pads, post-passivation interconnects) protruding from the wafer surface. These interconnection portions are subject to being damaged when shipped in coin stack boxes due to rubbing of one wafer against the other through movement of the wafers within the coin box. Damage may result in electrical short circuits on the wafers as well as other undesirable outcomes.
- Another shipping method involves placing the wafers in a container that has a plurality of vertical slots, and shipping the wafers in a vertical configuration. This approach is often costly and results in bulky containers.
- According to one embodiment of the invention, an apparatus includes a plurality of coin stacks of semiconductor wafers. Each coin stack includes a plurality of semiconductor wafers separated from an adjacent wafer by a wafer separator disposed within a coin stack carrier. The apparatus also includes a shipping box having the plurality of coin stacks disposed therein such that each of the wafers in each of the coin stack carriers has a vertical orientation.
- Some embodiments of the invention provide numerous technical advantages. Some embodiments may benefit from some, none, or all of these advantages. According to one embodiment a method and apparatus are provided that allow shipping of semiconductor wafers with reduced likelihood of damage to the wafer. Such an advantage results, in one embodiment, from disposing coin stacks of wafers in a vertical orientation within a shipping box, which addresses undesired bending of the wafers that is likely to occur when the wafers are disposed horizontally. This results in more reliable wafers.
- Other technical advantages may be readily ascertainable by one of skill in the art.
- For a more complete understanding of the invention, and for further features and advantages, reference is now made to the following description, taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a schematic diagram illustrating a system and method for shipping wafers in which the wafers are oriented horizontally; -
FIG. 2A is a schematic diagram illustrating a system and method for shipping wafers in which the wafers are oriented vertically; -
FIG. 2B is a flowchart illustrating a method for shipping wafers; -
FIG. 3A is a cross sectional drawing of the coin stack ofFIG. 2A illustrating additional details of the coin stack ofFIG. 2 ; -
FIG. 3B is a cross sectional drawing of the coin stack ofFIG. 2A showing an exploded view of portions ofFIG. 3A ; and -
FIG. 3C is an end view of a separator of the coin stack ofFIG. 2A . - Embodiments of the invention and its advantages are best understood by referring to
FIGS. 1 through 3 C of the drawings, like numerals being used for like and corresponding parts of the various drawings. -
FIG. 1 is a schematic diagram illustrating a system and method for shipping wafers. In this system, ashipping box 10 is packed with a plurality ofcoin stacks 12. Eachcoin stack 12 includes acoin stack carrier 14, which includes a plurality ofwafers 16 separated bycorresponding separators 18. Afirst protection layer 22 and asecond protection layer 24 made of foam or other protective material may be utilized for additional protection; however, as used herein “coin stack” refers to a container having at least two wafers separated by a separator (whether or not ring-shaped).Separators 18 are used to reduce damage to wafers 16 that may occur due to movement withincoin stack carrier 14 while being shipped inshipping box 10, as described in greater detail in co-pending application entitled “Protective Interleaf for Stacked Wafer Shipping,” having a Serial Number of 10/417,499, filed Apr. 17, 2003, which is incorporated herein by reference for all purposes.First protection layer 22 andsecond protection layer 24 may be made of foam to provide protection to wafers 16 both from contact with the walls ofcoin stack carrier 14 as well as damage from external forces. - Damage may occur to wafers 16 rubbing against adjacent wafers or
separators 18. Typically, eachcoin stack 12 is disposed inshipping box 10 in a horizontal fashion such thatwafers 16 are stacked on top of each other as opposed to oriented vertically, as illustrated. Conventionally, separators were used between adjacent wafers to reduce wear on a protective overcoat on the wafers. More recently, particular separators have been invented to protect metallization features on the wafers extending beyond the protective overcoat. An example of such separators is also described in co-pending application entitled “Protective Interleaf for Stacked Wafer Shipping,” having a Ser. No. 10/417,499, filed Apr. 17, 2003. As described in that application, a ring-shaped separator 18 (shown best inFIG. 3C ) provides advantages in reducing damages to wafers 16 at least because it reduces contact betweenwafers 16 andseparator 18, as compared to separators that are solid and would contactwafers 16 at locating other than merely near the wafer's perimeter. - The teachings of the present invention recognize, however, that the use of such a ring-shaped separator 18 (or similarly-shaped separators) can result in damage to wafers 16 when
coin stacks 12 are stored or shipped in a horizontal fashion, such as is illustrated inFIG. 1 . In particular, the teachings of the invention recognize that due at least in part to bending of thewafers 16 under the force of gravity, which is typically greatest at the center of the wafer because the ring-shaped separator 18 is disposed near the perimeter ofwafer 16,adjacent wafers 16 may nevertheless contact each other. This contact can cause damage to components ofwafers 16, such as bond pads or solder bumps. Similar damage can also be seen even when separators that are not ring-shaped are used. Additionally, sagging ofwafers 16 may result in possible breakage ofwafers 16. According to the teachings of the invention, instead of disposing coin stacks in a horizontal configuration as illustrated inFIG. 1 , coin stacks are disposed in ashipping box 26 in a vertical manner such thatwafers 16 are oriented “side by side,” as illustrated inFIG. 2A . - This approach cuts against conventional wisdom, as heretofore coin stacks having been utilized and oriented in a horizontal configuration at least in part to address mechanical edge damage concerns that may result from disposing wafers vertically. The teachings of the invention recognize; however, that although coin stacks have been designed and used for the explicit purpose of horizontal shipping, that an improved shipping technique can benefit from the use of coin stacks in a vertical configuration. The teachings of the invention further recognize that the use of a ring-shaped separator, which can be effective, nevertheless may result in damage due to bending of the wafers, which are not supported at their center when stacked horizontally, and that this problem may be addressed through vertical stacking.
-
FIG. 2A is a schematic diagram illustrating a system and method for shipping wafers according to the teachings of the invention, andFIG. 2B is a flow chart illustrating the method. The method of the present invention may involvecoin stack 12,coin stack carrier 14,wafers 16,separators 18,first protection layer 22, andbottom protection layer 24, each described above in conjunction withFIG. 1 . Atstep 102 the method begins. At step 104 a plurality of coin stacks 12 including at least a plurality ofwafers 16 withseparators 18 disposed in between are provided. As described above, coin stacks 12 may also include protection layers 22 and 24, in one embodiment. Atstep 106, coin stacks 12 are oriented in a substantially vertical direction within ashipping box 26 such thatwafers 16 are disposed substantially vertically as opposed to substantially horizontal, as inFIG. 1 a. As used herein, “vertical” is used with reference to the direction of gravity. In oneembodiment shipping box 26 includes avisual indicia 28 of in whichorientation shipping box 26 should be maintained is provided. In this example, an arrow is utilized forvisual indicia 28; however, other suitable visual indicators may be used, including writing. At astep 108,shipping box 26 may be shipped while maintaining its includeswafers 16 is a vertical orientation. Thus, by orientingcoin stacks 12 vertically withinshipping box 10, damage towafers 16 may be reduced while shipping. -
FIGS. 3A-3C illustrate additional details of anexample coin stack 12 and in particular anexample wafer separator 18; however, other types of wafer separators may be utilized, including separators that are not ring-shaped.FIG. 3A is a cross-sectional drawing ofcoin stack 12, andFIG. 3B is an enlarged view of a portion ofcoin stack 12. Additional details of this example are described in the above-identified co-pending application.Separators 18 may be made, in one embodiment, from semi-rigid antistatic plastic material, such as a conductive polypropylene; however, other materials may also be used, including other conductive plastics. Referring toFIG. 3B ,separator 18 has afirst surface 40. A first recessedportion 42 is formed inseparator 18. As shown inFIG. 3C , the first recessedportion 42 has an outer perimeter shape corresponding to an outer perimeter shape of thewafers 16 it is adapted to retain.Wafers 16 often have a round outer perimeter shape with one or more flat portions or notches. The outer perimeter shape ofseparator 18 is round in this case, which matches the interior shape of the coin stack package 20. However, the interior shape of thecoin stack carrier 12 and/or the outer perimeter shape of theseparator 18 may have any of a variety of shapes, including (but not limited to): round, rounded, square, rectangular, hexagonal, or octagonal, for example. The outer perimeter shape of theseparator 18 need not correspond to the outer perimeter shape of the first recessed portion. As described above, the use of aseparator 18 thatcontacts wafer 16 near its perimeter but not near the center ofwafer 16 may result in bending ofwafer 16 when disposed horizontally. This bend may result in damage towafers 16 due to adjacent wafers contacting each other. But when disposed vertically, such damage is less likely to occur. - Additional details of one
example separator 18 are described below; however, anysuitable separator 18 may be used that reduces contact between adjacent wafers. As shown inFIG. 3B , the first recessedportion 42 has afirst depth 44 from thefirst surface 40. The thickness of thisfirst depth 44 may vary. In the embodiment shown inFIG. 3B , thefirst depth 44 is less than a thickness of thewafer 16. In other embodiments thefirst depth 44 may be equal to or greater than the thickness of awafer 16 retained therein. The transition between thefirst surface 40 and the first recessedportion 42 has achamfer 46, in the illustrated embodiment.Chamber 46 has an angle of about seventy-five degrees relative to thefirst surface 40 of theseparator 18, in one embodiment; however, thechamfer 46 may have any angle relative to thefirst surface 40 in other embodiments. In some embodiments the outer perimeter of the first recessedportion 42 may be larger than the outer diameter of awafer 16 therein to account for manufacturing tolerances ofwafers 16 andseparators 18, and to preventwafers 16 sticking in theseparators 18 or breaking due to stresses imparted onwafer 16.Wafers 16 may be free to move slightly within the bounds of the first recessedportion 42 with a predetermined clearance. - As shown in
FIG. 3B , a second recessedportion 48 is formed inseparator 18 within the first recessedportion 42. The second recessedportion 48 has asecond surface 50 located at asecond depth 52 fromfirst surface 40 ofseparator 18. Thesecond depth 52 is greater than thefirst depth 44. For a given wafer design, there is typically a maximum height specification for the interconnection conductor materials 34 (solder bumps in this example) extending therefrom. Usually, the solder bumps 34 are all approximately the same height. Thesecond depth 52 minus thefirst depth 44 is greater than themaximum height 54 of the solder bumps 34. Hence, the second recessedportion 48 providesclearance 55 between thebottom surface 50 of the second recessedportion 48 and thebumps 34 so that preferably thebumps 34 do not contact anything during shipping and handling. Theradial width 56 of the first recessedportion 42 is also designed to provide aradial clearance 58 between the first recessedportion 42 and thebumps 34. Theradial width 56 and theradial clearance 58 may vary for different embodiments. - Referring to
FIG. 3C , note the outer perimeter shape of the first recessedportion 42 has a round shape, in this embodiment, even thoughmost wafers 16 are round with one or more flat sides or notch(es). In other embodiments, the first recessedportion 42 may have exactly the same shape as a given wafer 32 (e.g., round with a flat side). Also, in other embodiments the first recessedportion 42 may have a notch or portion (not shown) extending radially beyond the major outer perimeter shape of the first recessedportion 42 for allowing access to an outer edge ofwafer 16 while it is within the first recessedportion 42. Second recessedportion 48 is completely within the first recessedportion 42, in one embodiment; however, in other embodiments (not shown), the second recessedportion 48 may have portions extending radially outside of the first recessedportion 42, for example. - Although the present invention has been described in detail, it should be understood that the various changes, substitutions, and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claim.
Claims (20)
1. A method for shipping semiconductor wafers each having metallization subject to damage comprising:
providing a plurality of coin stacks, each coin stack comprising a plurality of semiconductor wafers separated from adjacent wafers by a ring-shaped wafer separator formed from plastic and disposed within a coin stack carrier, each semiconductor wafer having a plurality of interconnection conductor material portions, each coin stack further comprising first and second protection barriers formed from foam; and
positioning each of the plurality of coin stack carriers in a shipping box such that each of the wafers in each of the coin stack carriers has a vertical orientation, the shipping box having a vertical arrow disposed thereon to indicate the orientation the shipping box should be maintained to maintain the wafers in a vertical orientation.
2. The method of claim 1 , wherein the plurality of interconnection conductor material portions comprise a plurality of solder bumps.
3. The method of claim 1 , wherein the plurality of interconnection conductor material portions comprise a plurality of flip chip bumps.
4. The method of claim 1 , wherein the plurality of interconnection conductor material portions comprise a plurality of bond pads.
5. The method of claim 2 , wherein the wafer separator comprises:
a first surface;
a first recessed portion formed in the wafer separator, the first recessed portion having an outer perimeter shape corresponding to an outer perimeter shape of the wafers, and the first recessed portion having a first depth from the first surface; and
a second recessed portion formed in the wafer separator and located at least partially within the first recessed portion, the second recessed portion having a bottom surface at a second depth from the first surface, wherein the second depth is greater than the first depth.
6. A method for shipping semiconductor wafers comprising:
providing a plurality of coin stacks, each coin stack comprising a plurality of semiconductor wafers each separated from an adjacent wafer by a wafer separator and also including first and second protection barriers disposed at opposite ends of the coin stack;
positioning each of the plurality of coin stack carriers in a shipping box such that each of the wafers in each of the coin stack carriers has a vertical orientation; and
providing visual indicia on the shipping box of the orientation in which the shipping box should be maintained to maintain the wafers in a vertical orientation.
7. The method of claim 6 , wherein the plurality of wafer separators are ring-shaped.
8. The method of claim 6 , wherein the first and second protection barriers are formed from foam.
9. The method of claim 6 , wherein the coin stack carrier is formed from plastic.
10. The method of claim 6 , wherein the visual indicia comprises an arrow pointing upwards.
11. The method of claim 6 , wherein each of the semiconductor wafers comprises a plurality of interconnection conductor material portions.
12. The method of claim 11 , wherein the plurality of interconnection conductor material portions comprise a plurality of solder bumps.
13. The method of claim 11 , wherein the plurality of interconnection conductor material portions comprise a plurality of flip chip bumps.
14. The method of claim 11 , wherein the plurality of interconnection conductor material portions comprise a plurality of bond pads.
15. The method of claim 11 , wherein the wafer separator comprises:
a first surface;
a first recessed portion formed in the wafer separator, the first recessed portion having an outer perimeter shape corresponding to an outer perimeter shape of the wafers, and the first recessed portion having a first depth from the first surface; and
a second recessed portion formed in the wafer separator and located at least partially within the first recessed portion, the second recessed portion having a second surface at a second depth from the first surface, wherein the second depth is greater than the first depth, and wherein the second depth minus the first depth is greater than a maximum height of the interconnection conductor material portions.
16. The method of claim 6 , wherein the visual indication comprises writing.
17. An apparatus comprising:
a plurality of coin stacks each comprising a plurality of semiconductor wafers disposed within a coin stack carrier, each coin stack comprising a plurality of semiconductor wafers separated from an adjacent wafer by a wafer separator; and
a shipping box having the plurality of coin stacks disposed therein such that each of the wafers in each of the coin stack carriers has a vertical orientation.
18. The apparatus of claim 17 , wherein the shipping box comprises visual indicia formed therein of the orientation in which the shipping box should be maintained to maintain the wafers in a vertical orientation.
19. The apparatus of claim 17 , wherein the visual indicia comprises an arrow pointing upwards.
20. The apparatus of claim 17 , wherein each of the semiconductor wafers comprises a plurality of flip chip bumps.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/680,976 US20050072121A1 (en) | 2003-10-06 | 2003-10-06 | Method and system for shipping semiconductor wafers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/680,976 US20050072121A1 (en) | 2003-10-06 | 2003-10-06 | Method and system for shipping semiconductor wafers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050072121A1 true US20050072121A1 (en) | 2005-04-07 |
Family
ID=34394449
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/680,976 Abandoned US20050072121A1 (en) | 2003-10-06 | 2003-10-06 | Method and system for shipping semiconductor wafers |
Country Status (1)
Country | Link |
---|---|
US (1) | US20050072121A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007092557A2 (en) * | 2006-02-08 | 2007-08-16 | Entegris, Inc. | Stacking rings for wafers |
US7658055B1 (en) * | 2006-10-01 | 2010-02-09 | Nanosolar, Inc. | Method of packaging solar modules |
US20170178937A1 (en) * | 2015-12-18 | 2017-06-22 | Texas Instruments Incorporated | Interlocking nest wafer protector |
US20170330778A1 (en) * | 2014-11-27 | 2017-11-16 | Achilles Corporation | Ring spacer |
US20190067064A1 (en) * | 2017-08-29 | 2019-02-28 | Daewon Semiconductor Packaging Industrial Company | Separators for handling, transporting, or storing semiconductor wafers |
CN113169104A (en) * | 2018-12-06 | 2021-07-23 | 贺利氏德国有限两合公司 | Packaging unit for a substrate |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US1749675A (en) * | 1927-03-12 | 1930-03-04 | Paul A A Rouis | Egg-protecting means |
US4203127A (en) * | 1977-07-18 | 1980-05-13 | Motorola, Inc. | Package and method of packaging semiconductor wafers |
US4779732A (en) * | 1985-07-09 | 1988-10-25 | Basf Aktiengesellschaft | Container for a plurality of disk-shaped articles and container part thereof |
US4787508A (en) * | 1987-10-06 | 1988-11-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit wafer container |
US4886162A (en) * | 1987-02-06 | 1989-12-12 | Sgs-Thomson Microelectronics S.P.A. | Container for vacuum storing and/or shipping silicon wafers |
US5816410A (en) * | 1994-07-15 | 1998-10-06 | Fluoroware, Inc. | Wafer cushions for wafer shipper |
US6000000A (en) * | 1995-10-13 | 1999-12-07 | 3Com Corporation | Extendible method and apparatus for synchronizing multiple files on two different computer systems |
US6003666A (en) * | 1997-12-17 | 1999-12-21 | Chemtrace Corporation | Method and apparatus for storing and shipping hazardous materials |
US6119865A (en) * | 1998-11-12 | 2000-09-19 | Oki Electric Industry Co., Ltd. | Accommodation container and accommodating method |
US6222259B1 (en) * | 1998-09-15 | 2001-04-24 | Hyundai Electronics Industries Co., Ltd. | Stack package and method of fabricating the same |
US6335571B1 (en) * | 1997-07-21 | 2002-01-01 | Miguel Albert Capote | Semiconductor flip-chip package and method for the fabrication thereof |
US6339254B1 (en) * | 1998-09-01 | 2002-01-15 | Texas Instruments Incorporated | Stacked flip-chip integrated circuit assemblage |
US6344664B1 (en) * | 1999-12-02 | 2002-02-05 | Tera Connect Inc. | Electro-optical transceiver system with controlled lateral leakage and method of making it |
US6352878B1 (en) * | 2000-06-19 | 2002-03-05 | National Semiconductor Corporation | Method for molding a bumped wafer |
US6467626B1 (en) * | 1999-07-28 | 2002-10-22 | Shin-Etsu Handotai Co, Ltd. | Wafer storing method and storing container therefor and wafer transferring method for transferring wafer to the storing container |
US20020185392A1 (en) * | 2001-06-07 | 2002-12-12 | Hummell Michael L. | Storage device for electronic data storage media cases |
US6533123B1 (en) * | 1995-08-30 | 2003-03-18 | Achilles Corporation | Semiconductor wafer retaining structure |
US6691876B2 (en) * | 2001-10-22 | 2004-02-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor wafer cassette |
US6710454B1 (en) * | 2000-02-16 | 2004-03-23 | Micron Technology, Inc. | Adhesive layer for an electronic apparatus having multiple semiconductor devices |
US6817161B1 (en) * | 2002-05-17 | 2004-11-16 | Taiwan Semiconductor Manufacturing Company | Support for protecting containers holding breakable substrates |
-
2003
- 2003-10-06 US US10/680,976 patent/US20050072121A1/en not_active Abandoned
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US1749675A (en) * | 1927-03-12 | 1930-03-04 | Paul A A Rouis | Egg-protecting means |
US4203127A (en) * | 1977-07-18 | 1980-05-13 | Motorola, Inc. | Package and method of packaging semiconductor wafers |
US4779732A (en) * | 1985-07-09 | 1988-10-25 | Basf Aktiengesellschaft | Container for a plurality of disk-shaped articles and container part thereof |
US4886162A (en) * | 1987-02-06 | 1989-12-12 | Sgs-Thomson Microelectronics S.P.A. | Container for vacuum storing and/or shipping silicon wafers |
US4787508A (en) * | 1987-10-06 | 1988-11-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit wafer container |
US5816410A (en) * | 1994-07-15 | 1998-10-06 | Fluoroware, Inc. | Wafer cushions for wafer shipper |
US6533123B1 (en) * | 1995-08-30 | 2003-03-18 | Achilles Corporation | Semiconductor wafer retaining structure |
US6000000A (en) * | 1995-10-13 | 1999-12-07 | 3Com Corporation | Extendible method and apparatus for synchronizing multiple files on two different computer systems |
US6335571B1 (en) * | 1997-07-21 | 2002-01-01 | Miguel Albert Capote | Semiconductor flip-chip package and method for the fabrication thereof |
US6003666A (en) * | 1997-12-17 | 1999-12-21 | Chemtrace Corporation | Method and apparatus for storing and shipping hazardous materials |
US6339254B1 (en) * | 1998-09-01 | 2002-01-15 | Texas Instruments Incorporated | Stacked flip-chip integrated circuit assemblage |
US6222259B1 (en) * | 1998-09-15 | 2001-04-24 | Hyundai Electronics Industries Co., Ltd. | Stack package and method of fabricating the same |
US6119865A (en) * | 1998-11-12 | 2000-09-19 | Oki Electric Industry Co., Ltd. | Accommodation container and accommodating method |
US6467626B1 (en) * | 1999-07-28 | 2002-10-22 | Shin-Etsu Handotai Co, Ltd. | Wafer storing method and storing container therefor and wafer transferring method for transferring wafer to the storing container |
US6344664B1 (en) * | 1999-12-02 | 2002-02-05 | Tera Connect Inc. | Electro-optical transceiver system with controlled lateral leakage and method of making it |
US6710454B1 (en) * | 2000-02-16 | 2004-03-23 | Micron Technology, Inc. | Adhesive layer for an electronic apparatus having multiple semiconductor devices |
US6352878B1 (en) * | 2000-06-19 | 2002-03-05 | National Semiconductor Corporation | Method for molding a bumped wafer |
US20020185392A1 (en) * | 2001-06-07 | 2002-12-12 | Hummell Michael L. | Storage device for electronic data storage media cases |
US6691876B2 (en) * | 2001-10-22 | 2004-02-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor wafer cassette |
US6817161B1 (en) * | 2002-05-17 | 2004-11-16 | Taiwan Semiconductor Manufacturing Company | Support for protecting containers holding breakable substrates |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007092557A3 (en) * | 2006-02-08 | 2008-07-17 | Entegris Inc | Stacking rings for wafers |
WO2007092557A2 (en) * | 2006-02-08 | 2007-08-16 | Entegris, Inc. | Stacking rings for wafers |
US7658055B1 (en) * | 2006-10-01 | 2010-02-09 | Nanosolar, Inc. | Method of packaging solar modules |
US10658212B2 (en) * | 2014-11-27 | 2020-05-19 | Achilles Corporation | Ring spacer |
US20170330778A1 (en) * | 2014-11-27 | 2017-11-16 | Achilles Corporation | Ring spacer |
US10832927B2 (en) * | 2015-12-18 | 2020-11-10 | Texas Instruments Incorporated | Interlocking nest wafer protector |
US20170178937A1 (en) * | 2015-12-18 | 2017-06-22 | Texas Instruments Incorporated | Interlocking nest wafer protector |
US20190067062A1 (en) * | 2017-08-29 | 2019-02-28 | Daewon Semiconductor Packaging Industrial Company | Separators for handling, transporting, or storing semiconductor wafers |
WO2019046477A1 (en) * | 2017-08-29 | 2019-03-07 | Daewon Semiconductor Packaging Industrial Company | Separators for handling, transporting, or storing semiconductor wafers |
US20190067064A1 (en) * | 2017-08-29 | 2019-02-28 | Daewon Semiconductor Packaging Industrial Company | Separators for handling, transporting, or storing semiconductor wafers |
US11257700B2 (en) * | 2017-08-29 | 2022-02-22 | Daewon Semiconductor Packaging Industrial Company | Separators for handling, transporting, or storing semiconductor wafers |
CN113169104A (en) * | 2018-12-06 | 2021-07-23 | 贺利氏德国有限两合公司 | Packaging unit for a substrate |
US20220037179A1 (en) * | 2018-12-06 | 2022-02-03 | Heraeus Deutschland GmbH & Co. KG | Packaging unit for substrates |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7138726B2 (en) | Protective interleaf for stacked wafer shipping | |
KR100446842B1 (en) | Storage container, storage structure and storage of semiconductor wafers | |
US7857140B2 (en) | Semiconductor wafer storage case and semiconductor wafer storing method | |
US7322471B2 (en) | Shock absorbing apparatus and method | |
US9496161B2 (en) | Methods and devices for securing and transporting singulated die in high volume manufacturing | |
US20090176333A1 (en) | Method of manufacturing semiconductor device | |
KR20040019063A (en) | Protective shipper | |
US10811292B2 (en) | Transport packaging and method for expanded wafers | |
US6237771B1 (en) | Wafer shipping container | |
US20050072121A1 (en) | Method and system for shipping semiconductor wafers | |
JP4329536B2 (en) | Semiconductor wafer storage | |
WO2003008303A1 (en) | Tray for semiconductors | |
US20010027933A1 (en) | Accommodation container, accommodation container for accommodating semiconductor devices and method of carrying semiconductor devices | |
CN106892226B (en) | Interlocking nested wafer protector | |
US20060105498A1 (en) | Wafer stack separator | |
US6886696B2 (en) | Wafer container with removable sidewalls | |
US20060175225A1 (en) | High density tray | |
KR20140002010U (en) | Package structure for substrate storage container | |
KR200157451Y1 (en) | Tray for storing semiconductor chip | |
JP4514327B2 (en) | Packaging container for semiconductor element storage package | |
JP5678494B2 (en) | Electronic device storage container | |
JP3457549B2 (en) | IC package tray | |
JPH08191101A (en) | Semiconductor substrate container | |
US20030230512A1 (en) | Chip tray | |
US7199766B2 (en) | Structure for an edge of a disk body of an antenna |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HORTZLEZA, EDGARDO RULLODA;ARQUISAL, RODEL BELARMINO;REEL/FRAME:014630/0001 Effective date: 20031003 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |