US20050040519A1 - Semiconductor package with heat sink - Google Patents

Semiconductor package with heat sink Download PDF

Info

Publication number
US20050040519A1
US20050040519A1 US10/719,726 US71972603A US2005040519A1 US 20050040519 A1 US20050040519 A1 US 20050040519A1 US 71972603 A US71972603 A US 71972603A US 2005040519 A1 US2005040519 A1 US 2005040519A1
Authority
US
United States
Prior art keywords
substrate
heat sink
semiconductor package
burr
recited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/719,726
Other versions
US6856015B1 (en
Inventor
Chien-Ping Huang
cheng-Hsu Hsiao
Shih-Kuang Chiu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to TW092122954A priority Critical patent/TWI242862B/en
Priority to TW092122954 priority
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Assigned to SILICONWARE PRECISION INDUSTRIES CO., LTD. reassignment SILICONWARE PRECISION INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIU, SHIH-KUANG, HSIAO, CHENG-HSU, HUANG, CHIEN-PING
Application granted granted Critical
Publication of US6856015B1 publication Critical patent/US6856015B1/en
Publication of US20050040519A1 publication Critical patent/US20050040519A1/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4871Bases, plates or heatsinks
    • H01L21/4882Assembly of heatsink parts
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/71Means for bonding not being attached to, or not being formed on, the surface to be connected
    • H01L2224/72Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/162Disposition
    • H01L2924/16251Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/163Connection portion, e.g. seal
    • H01L2924/16315Shape

Abstract

A semiconductor package includes a substrate having a top surface and a bottom surface; at least one chip mounted on the top surface of the substrate and electrically connected to the substrate; a heat sink attached to the top surface of the substrate by an adhesive material applied therebetween; and a plurality of solder balls implanted on the bottom surface of the substrate. The heat sink has a flat portion and a support portion connected to the flat portion. The support portion has at least one recess portion facing toward the top surface of the substrate and at least one burr formed on an interior surface of the recess portion such that the adhesive material can fill the recess portion and submerge the burr to provide an anchoring effect to firmly secure the heat sink in position on the substrate.

Description

    FIELD OF THE INVENTION
  • The present invention relates to semiconductor packages, and more particularly, to a semiconductor package with a heat sink for improving heat dissipating efficiency of the semiconductor package.
  • BACKGROUND OF THE INVENTION
  • A FCBGA (flip-chip ball grid array) semiconductor package is formed with both a flip-chip structure and a ball grid array in which at least one chip is mounted and electrically connected to a surface of a substrate by a plurality of solder bumps, and a plurality of solder balls are implanted on an opposite surface of the substrate to serve as input/output (I/O) connections of the semiconductor package. In order to dissipate heat produced from operation of the chip, a heat sink is usually incorporated in the semiconductor package, as disclosed by U.S. Pat. Nos. 5,311,402, 5,637,920, 5,931,222 and 6,011,304. This heat sink is attached to the substrate by means of an adhesive or solder and is usually greater in surface area than the chip, such that the heat sink covers the chip and effectively dissipates the heat from the chip. Besides the heat sink, at least one passive component can also be mounted on the substrate to enhance electrical performances of the semiconductor package. However, the provision of passive component undesirably decreases area on the substrate available for contact with the heat sink, making the heat sink relatively difficult to be firmly adhered and positioned onto the substrate and thereby leading to dislocation of the heat sink. This situation becomes severe in the use of a large heat sink. Moreover, attachment between the heat sink and the substrate via the adhesive or solder would be damaged by unsatisfactory cleanness of contact surfaces between the heat sink and the substrate, or by undesirable stress applied to the heat sink and the substrate. In this case, delamination may occur at an interface between the heat sink and the substrate and results in dislocation of the heat sink. When the substrate mounted with the heat sink is subject to external force such as vibration or shock, the heat sink may also be dislocated from the substrate.
  • To solve the above dislocation problem, U.S. Pat. No. 6,093,961 teaches to mount a heat sink on a chip and mechanically secure the heat sink in position. Referring to FIG. 11, the heat sink 50 is directly stacked on and coupled to the chip (flip chip) 52 on a substrate 53. The heat sink 50 is formed with a plurality of flexible legs 51 extending toward the chip 52, each leg 51 having a hook end. When the heat sink 50 is pressed on a top surface 53 of the chip 52, the hook ends of the flexible legs 51 are adapted to be engaged with underside corners of the chip 52, such that the heat sink 50 is securely disposed on the chip 52. However, this structure is defective in that the chip 52 may be damaged if improperly pressing the heat sink 10 on the chip 52. Further, during a high temperature process or thermal cycle, due to mismatch in coefficient of thermal expansion (CTE) between the heat sink 10 and the chip 52, the chip 52 may suffer thermal stress and crack.
  • Referring to FIG. 12, U.S. Pat. Nos. 5,396,403 and 5,926,371 propose to position a heat sink 60 on a substrate 61 in a mechanical manner that the heat sink 60 is formed with a plurality of holes 62 at positions supposed to be in contact with the substrate 61 that is also formed with a plurality of corresponding holes 63, and a plurality of fixing members 64 such as bolts are used to couple the corresponding pairs of holes 62, 63 and thereby connect the heat sink 60 and the substrate 61. Moreover, referring to FIG. 13, in U.S. Pat. No. 6,441,485, extending portions 71 with hook ends are formed at edges of a heat sink 70, allowing the hook ends to be inserted into corresponding holes 73 formed in a substrate 72, thereby secure the heat sink 70 to the substrate 72.
  • However, the above mechanical methods of using the fixing members or extending portions for securing the heat sink to the substrate render significant problems. One is that a portion of area on the substrate is predetermined for use to form the holes, which affects circuit layout on the substrate and makes the substrate not able to be mounted with a full array of solder balls. Formation of the holes undesirably increases fabrication costs and process complexity of the substrate. And external moisture or contaminant may enter the holes of the substrate and degrade reliability of fabricated products.
  • Referring to FIG. 14, in order to improve attachment between a heat sink 80 and a substrate 81, at least one groove 82 is formed on a contact surface of the heat sink 80 for providing more contact area between the heat sink 80 and an adhesive material 83 used to attach the heat sink 80 to the substrate 81. Unfortunately, in practice, the heat sink 80 cannot be effectively securely attached to the substrate 81 only by means of the groove 82.
  • FIG. 15 shows a semiconductor package with a heat sink 90 having at least one modified groove 91. The groove 91 is shaped as a reverse trapezoid such that an adhesive material 92 received therein is capable of providing an anchoring effect to enhance the attachment between the heat sink 90 and a substrate 93. However, it is technically difficult to form the reverse-trapezoid groove 91 on a contact surface of the heat sink 90.
  • Therefore, the problem to be solved herein is to enhance adhesion between a heat sink and a substrate to securely position the heat sink on the substrate without damaging a chip mounted on the substrate or affecting circuit layout on the substrate.
  • SUMMARY OF THE INVENTION
  • In view of the above prior-art drawbacks, an objective of the present invention is to provide a semiconductor package with a heat sink, wherein the heat sink is formed with at least one burr at a position where an adhesive material for attaching the heat sink to a substrate can submerge the burr, so as to increase the contact area between the heat sink and the adhesive material, making the adhesive material provide an anchoring effect to firmly secure the heat sink to the substrate.
  • Another objective of the present invention is to provide a semiconductor package with a heat sink, wherein the heat sink is formed with at least one recess portion at a position in contact with the substrate, and at least one burr is formed on an interior surface of the recess portion; by provision of the recess portion and the burr, the contact area between the heat sink and the adhesive material for attaching the heat sink to the substrate is further increased, and the anchoring effect from the adhesive material is enhanced to firmly secure the heat sink on the substrate in position.
  • A further objective of the invention is to provide a semiconductor package with a heat sink, wherein the heat sink is attached to the substrate by the adhesive material, which does not require formation of holes on the substrate, thereby not affecting circuit layout or solder ball arrangement on the substrate, and which would not lead to cracks of a chip mounted on the substrate.
  • In order to achieve the foregoing and other objectives, the present invention proposes a semiconductor package according to a preferred embodiment includes a substrate having a top surface and a bottom surface; at least one chip mounted on the top surface of the substrate and electrically connected to the substrate; the heat sink mounted on the top surface of the substrate for covering the chip, the heat sink having a flat portion and a support portion connected to the flat portion, wherein the support portion has at least one recess portion facing toward the top surface of the substrate, and at least one burr is formed on an interior surface of the recess portion; an adhesive material applied between the support portion of the heat sink and the top surface of the substrate to fill the recess portion and submerge the burr, so as to attach the heat sink to the substrate by means of the adhesive material; and a plurality of solder balls implanted on the bottom surface of the substrate.
  • In another embodiment of the present invention, instead of forming the recess portion described above, the support portion of the heat sink has a contact surface in contact with the top surface of the substrate, and the at least one burr is formed on a surface of the support portion other than the contact surface, wherein the surface with the burr is an inner surface of the support portion that faces toward the chip. The adhesive material is applied between the support portion of the heat sink and the top surface of the substrate and submerges the burr to attach the heat sink to the substrate.
  • The above semiconductor packages according to the invention yield significant benefits in the use of a heat sink formed with at least one burr at a position where an adhesive material for attaching the heat sink to a substrate can submerge the burr. In particular, the heat sink is composed of a flat portion and a support portion, wherein the flat portion is elevated above a chip mounted on the substrate, and the support portion is attached to the substrate by the adhesive material. The burr is located on an inner surface of the support portion that faces toward the chip, and can be submerged by the adhesive material, thereby increasing the contact area between the heat sink and the adhesive material, and making the adhesive material provide an anchoring effect to firmly secure the heat sink to the substrate. Besides, the support portion of the heat sink can be formed with a recess portion at a position in contact with the substrate, and at least one burr is located on an interior surface of the recess portion. The recess portion can be a groove or blind cavity. The adhesive material applied between the support portion and the beat sink can fill the recess portion and submerge the burr. The provision of the recess portion and the burr further increases the contact area between the heat sink and the adhesive material, thereby enhancing the anchoring effect from the adhesive material to allow the heat sink to be strongly held on the substrate in position. Therefore, there is no need to form prior-art holes on the substrate for accommodating fixing members such as bolts used to connect the heat sink and the substrate, such that circuit layout and solder ball arrangement on the substrate would not be adversely affected, and thus the substrate can be desirably implanted with a full array of solder balls. Moreover, the substrate free of holes prevents the entrance of external moisture or contaminant and thereby eliminates reliability issues. In addition, the heat sink is mounted on the substrate instead of on the chip, thereby preventing chip cracks that occur in the prior art with the heat sink directly stacked on the chip.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
  • FIG. 1A is a schematic cross-sectional view of a semiconductor package according to a preferred embodiment of the present invention;
  • FIG. 1B is a bottom view of a heat sink used in the semiconductor package of FIG. 1A;
  • FIG. 2A is a cross-sectional view showing formation of a recess portion, according to a preferred embodiment, in the semiconductor package of FIG. 1A;
  • FIG. 2B is a cross-sectional view showing formation of burrs, according to a first preferred embodiment, in the semiconductor package of FIG. 1A;
  • FIG. 3 is a partial cross-sectional view showing the heat sink attached to a substrate by means of an adhesive material in the semiconductor package of FIG. 1A;
  • FIG. 4 is a bottom view of the heat sink showing the burrs, according to a second preferred embodiment, in the present invention;
  • FIGS. 5A and 5B are cross-sectional views showing formation of the burr, according to a third preferred embodiment, in the present invention;
  • FIGS. 6A through 6C are cross-sectional views showing formation of the burr, according to a fourth preferred embodiment, in the present invention;
  • FIGS. 7A and 7B are cross-sectional views showing formation of the recess portion, according to another preferred embodiment, in the present invention;
  • FIGS. 8A and 8B are cross-sectional views showing formation of the recess portion, according to a further preferred embodiment, in the present invention;
  • FIG. 9A is a cross-sectional view showing the semiconductor package according to another preferred embodiment of the present invention; FIG. 9B is a bottom view of the heat sink used in the semiconductor package of FIG. 9A;
  • FIG. 10 is a cross-sectional view showing the semiconductor package according to a further embodiment of the present invention;
  • FIG. 11 (PRIOR ART) is a cross-sectional view of a semiconductor package disclosed in U.S. Pat. No. 6,093,961;
  • FIG. 12 (PRIOR ART) is a cross-sectional view of a semiconductor package disclosed in U.S. Pat. No. 5,396,403;
  • FIG. 13 (PRIOR ART) is a cross-sectional view of a semiconductor package disclosed in U.S. Pat. No. 6,441,485;
  • FIG. 14 (PRIOR ART) is a cross-sectional view of a conventional semiconductor package with a heat sink having at least one groove formed on a contact surface thereof; and
  • FIG. 15 (PRIOR ART) is a cross-sectional view of another conventional semiconductor package with a heat sink having at least one reverse-trapezoid groove formed thereon.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Preferred embodiments of a semiconductor package with a heat sink according to the present invention are described in detail with references to FIGS. 1 through 10.
  • FIGS. 1A and 1B show the semiconductor package 1 according to a preferred embodiment of the invention. As shown in the drawings, this semiconductor package 1 uses a substrate 10 as a chip carrier primarily made of a conventional resin material such as epoxy resin, polyimide resin, BT (Bismaleimide Triazine) resin, FR4 resin, etc.
  • The substrate 10 has a top surface 10 a and a bottom surface 10 b. The top surface 10 a of the substrate 10 is formed with a plurality of bond pads (not shown) at predetermined positions where solder bumps 11 are bonded, and the bottom surface 10 b of the substrate 10 is formed with a plurality of ball pads (not shown) for being implanted with solder balls 16. The substrate 10 is fabricated by conventional processes that are not to be further detailed herein.
  • At least one chip 12 is prepared, having an active surface where electronic elements and circuits (not shown) are disposed and a non-active surface opposed to the active surface. The active surface of the chip 12 is formed with a plurality of bond pads (not shown) corresponding in position to the bond pads of the substrate 10, such that the solder bumps 11 can be bonded to the bond pads respectively on the chip 12 and on the substrate 10 to electrically connect the active surface of the chip 12 to the top surface 10 a of the substrate 10. The use of solder bumps 11 for mediating chip-substrate electrical connection is customarily named flip-chip technology, which can beneficially shorten the electrical connection pathway between the chip 12 and the substrate 10 and thereby assure quality of electrical performances.
  • It is preferable to apply an insulating material 13 (such as resin, etc.) between the chip 12 and the substrate 10 to fill gaps between adjacent solder bumps 11 and encapsulate the solder bumps 11 so as to enhance the bondability between the chip 12 and the substrate 10. This gap-filling method is customarily referred to as underfill technique, which can be performed by dispensing the insulating material 13 and allowing the insulating material 13 to fill the gaps between adjacent solder bumps 11 by virtue of capillarity; the underfill technique is well known in the art and not to be further described herein.
  • Moreover, optionally at least one passive component (not shown) (such as capacitor, etc.) can be mounted on the top surface 10 a of the substrate 10 at area free from the solder bumps 11 or chip 12 to improve electrical performances of the semiconductor package 1.
  • A heat sink 14 is provided on the top surface 10 a of the substrate 10 and the non-active surface of the chip 12. The heat sink 14 is composed of a flat portion 14 a and a support portion 14 b connected to the flat portion 14 a. The support portion 14 b of the heat sink 14 is attached to the top surface 10 a of the substrate 10 by means of an adhesive material 15. The flat portion 14 a of the heat sink 14 can be attached to the non-active surface of the chip 12 by means of an adhesive 19 such as thermally conductive adhesive. The chip 12 and the passive component (not shown) are covered by the heat sink 14 and thus protected against damage from external moisture and contaminant. As a result, heat generated from the chip 12 can be dissipated via the thermally conductive adhesive 19 and the heat sink 14, thereby improving heat dissipating efficiency of the semiconductor package 1. The support portion 14 b of the heat sink 14 connected to edges of the flat portion 14 a can the flat portion 14 a above the chip 12. The support portion 14 b is formed with a recess portion 17 such as groove on a contact surface brought into contact with the top surface 10 a of the substrate 10. As shown in FIG. 1B, the groove 17 is a single peripherally-situated throughout trench; it should be understood that more than one recess portions or grooves can be provided, or at least two symmetrically arranged grooves may be formed. A plurality of burrs 18 are formed on at least one interior surface of the groove 17, preferably on two opposite interior surfaces 17 a, 17 b of the groove 17. The burrs 18 can be evenly distributed and arranged in a stagger manner on the opposite interior surfaces 17 a, 17 b of the groove 17 with respect to each other.
  • Referring to FIGS. 2A and 2B, the groove 17 on the support portion 14 b may be formed by a conventional stamping method using a punch 21 having a flat end. The burrs 18 may be formed by stamping with a punch 22 having a tapered top end. The burrs 18 generally extend toward the top surface 10 a of the substrate 10 (FIG. 1A).
  • Referring to FIG. 3, the adhesive material 15 such as adhesive or solder is applied between the support portion 14 b of the heat sink 14 and the top surface 10 a of the substrate 10. Appropriate pressure is exerted to allow the adhesive material 15 to substantially fill the groove 17 of the heat sink 14 to an extent that the adhesive material 15 reaches above the dash line h-h and submerges the burrs 18. A baking process is performed to cure the adhesive material 15. This adhesive material 15 filling the groove 17 and submerging the burrs 18 thereby provides an anchoring effect to firmly secure the support portion 14 b of the heat sink 14 to the top surface 10 a of the substrate 10.
  • Referring further to FIG. 1A, the plurality of solder balls 16 are implanted at the ball pads on the bottom surface 10 b of the substrate 10 and serve as input/output (I/O) connections to allow the chip 12 to be electrically connected to an external device such as printed circuit board (not shown). This thereby completes fabrication of the semiconductor package 1 according to this preferred embodiment of the invention, and the semiconductor package 1 is a FCBGA (flip-chip ball grid array) package.
  • In this embodiment, the groove 17 would not be exposed on the appearance of the heat sink 14 attached to the substrate 10, thereby not affecting the overall external profile of the semiconductor package 1. Moreover, application of the adhesive material 15 between the heat sink 14 and the substrate 10 adopts conventional technology, thereby not increasing fabrication costs and process complexity.
  • FIG. 4 shows a second preferred embodiment of burrs 28 formed on the heat sink 14. As shown in the drawing, the burrs 28 on the support portion 14 b of the heat sink 14 are each an elongated protrusion formed on one of the opposite interior surfaces 17 a, 17 b of the groove 17. Similar to the situation of FIG. 3, the adhesive material 15 (not shown in FIG. 4) applied between the support portion 14 b of the heat sink 14. and the top surface 10 a of the substrate 10 is allowed to submerge the elongated protrusions 28.
  • FIGS. 5A and 5B show formation of a burr 38 according to a third preferred embodiment. As shown in the drawings, this burr 38 can be formed by the punch 21 having a flat end, such that the burr 38 shaped as a protruding flange in the groove 17 extends laterally and is substantially perpendicular to the interior surface 17 a of the support portion 14 b of the heat sink 14. Similar to the situation of FIG. 3, the adhesive material 15 (not shown in FIGS. 5A and SB) applied between the support portion 14 b of the heat sink 14 and the top surface 10 a of the substrate 10 is allowed to submerge the burr 38.
  • FIGS. 6A through 6C show formation of a burr 48 according to a fourth preferred embodiment. As shown in the drawings, this burr 48 is a binary protrusion having a first part 48 a and a second part 48 b on the interior surface 17 a of the groove 17 on the support portion 14 b of the heat sink 14, and is formed by stamping using a punch 22 having a beveled end by which the first part 48 of the burr is firstly made as shown in FIG. 6B and the second part 48 b is then formed adjacent to the first part 48 a as shown in FIG. 6C. This configuration of the burr 48 can significantly increase interfacial contact area between the heat sink 14 and the adhesive material 15, thereby improving the adhesion between the heat sink 14 and the substrate 10.
  • FIGS. 7A and 7B show formation of a recess portion or groove 27 according to a another preferred embodiment. This groove 27 is formed by stamping using a punch 23 having a tapered end on the support portion 14 a of the heat sink 14 to have V-shaped cross-section.
  • FIGS. 8A and 8B show formation of a recess portion or groove 37 according to a further preferred embodiment of the invention. This groove 37 is formed by stamping using a punch 24 having a semispherical end on the support portion 14 b of the heat sink 14 to have semicircular cross-section.
  • FIGS. 9A and 9B show the semiconductor package 1 according to another preferred embodiment of the invention. As shown in the drawings, this semiconductor package 1 is structurally similar to that shown in FIGS. 1A and 1B, except that the plurality of recess portions 40 formed on the support portion 14 b of the heat sink 14 are blind cavities, and the burrs 18 are formed on the interior surfaces of the blind cavities 40. These blind cavities 40 are preferably evenly distributed and arranged symmetrically on the support portion 14 b that is brought into contact with the top surface 10 a of the substrate 10.
  • FIG. 10 shows the semiconductor package according to a further preferred embodiment of the invention. This semiconductor package structurally differs from those shown in FIGS. 1A, 1B, 9A and 9B in that, instead of forming the recess portions, the burrs 18 are formed on a surface of the support portion 14 b of the heat sink 14 other than the contact surface thereof in contact with the top surface 10 a of the substrate 10, and this surface with burrs 18 is an inner surface 140 b of the support portion 14 b that faces toward the chip 12; preferably the burrs 18 are located near the substrate 10 and may extend toward the substrate 10. The adhesive material 15 is applied between the support portion 14 b of the heat sink 14 and the top surface 10 a of the substrate 10 in an amount that the adhesive material 15 reaches above the dash line h-h when the heat sink 14 is pressed on the substrate 10, so as to allow the burrs 18 to be submerged by the adhesive material 15.
  • The above semiconductor packages according to the invention yield significant benefits in the use of a heat sink formed with at least one burr at a position where an adhesive material for attaching the heat sink to a substrate can submerge the burr. In particular, the heat sink is composed of a flat portion and a support portion, wherein the flat portion is elevated above a chip mounted on the substrate, and the support portion is attached to the substrate by the adhesive material. The burr is located on an inner surface of the support portion that faces toward the chip, and can be submerged by the adhesive material, thereby increasing the contact area between the heat sink and the adhesive material, and making the adhesive material provide an anchoring effect to firmly secure the heat sink to the substrate. Besides, the support portion of the heat sink can be formed with a recess portion at a position in contact with the substrate, and at least one burr is located on an interior surface of the recess portion. The recess portion can be a groove or blind cavity. The adhesive material applied between the support portion and the heat sink can fill the recess portion and submerge the burr. The provision of the recess portion and the burr further increases the contact area between the heat sink and the adhesive material, thereby enhancing the anchoring effect from the adhesive material to allow the heat sink to be strongly held on the substrate in position. Therefore, there is no need to form prior-art holes on the substrate for accommodating fixing members such as bolts used to connect the heat sink and the substrate, such that circuit layout and solder ball arrangement on the substrate would not be adversely affected, and thus the substrate can be desirably implanted with a full array of solder balls. Moreover, the substrate free of holes prevents the entrance of external moisture or contaminant and thereby eliminates reliability issues. In addition, the heat sink is mounted on the substrate instead of on the chip, thereby preventing chip cracks that occur in the prior art with the heat sink directly stacked on the chip.
  • The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. For example, the substrate can also be a semiconductor substrate or chip formed with the pad for bump connection. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (20)

1. A semiconductor package with a heat sink, comprising:
a substrate having a top surface and a bottom surface;
at least one chip mounted on the top surface of the substrate and electrically connected to the substrate;
the heat sink mounted on the top surface of the substrate for covering the chip, the heat sink having a flat portion and a support portion connected to the flat portion, wherein the support portion has at least one recess portion facing toward the top surface of the substrate, and at least one burr is formed on an interior surface of the recess portion;
an adhesive material applied between the support portion of the heat sink and the top surface of the substrate to substantially fill the recess portion and submerge the burr, so as to attach the heat sink to the substrate by means of the adhesive material; and
a plurality of solder balls implanted on the bottom surface of the substrate.
2. The semiconductor package as recited in claim 1, wherein the recess portion forms a groove.
3. The semiconductor package as recited in claim 1, wherein the recess portion forms a blind cavity.
4. The semiconductor package as recited in claim 1, wherein the burr is a protruding flange.
5. The semiconductor package as recited in claim 1, wherein the burr is a binary protrusion.
6. The semiconductor package as recited in claim 1, wherein the burr is an elongated protrusion.
7. The semiconductor package as recited in claim 1, wherein at least one of the burr is respectively formed on two opposite interior surfaces of the recess portion.
8. The semiconductor package as recited in claim 1, wherein the burr extends toward the top surface of the substrate.
9. The semiconductor package as recited in claim 1, wherein the recess portion has quadrate cross-section.
10. The semiconductor package as recited in claim 1, wherein the recess portion has V-shaped cross-section.
11. The semiconductor package as recited in claim 1, wherein the recess portion has semicircular cross-section.
12. The semiconductor package as recited in claim 1, further comprising: a thermally conductive adhesive applied between the chip and the flat portion of the heat sink.
13. The semiconductor package as recited in claim 1, which is a FCBGA (flip-chip ball grid array) package.
14. A semiconductor package with a heat sink, comprising:
a substrate having a top surface and a bottom surface;
at least one chip mounted on the top surface of the substrate and electrically connected to the substrate;
the heat sink mounted on the top surface of the substrate for covering the chip, the heat sink having a flat portion and a support portion connected to the flat portion, wherein the support portion has a contact surface in contact with the top surface of the substrate, and at least one burr is formed on a surface of the support portion other than the contact surface;
an adhesive material applied between the support portion of the heat sink and the top surface of the substrate and submerging the burr to attach the heat sink to the substrate; and
a plurality of solder balls implanted on the bottom surface of the substrate.
15. The semiconductor package as recited in claim 14, wherein the burr is a protruding flange.
16. The semiconductor package as recited in claim 14, wherein the burr is a binary protrusion.
17. The semiconductor package as recited in claim 14, wherein the burr is an elongated protrusion.
18. The semiconductor package as recited in claim 14, wherein the surface with the burr is an inner surface of the support portion that faces toward the chip.
19. The semiconductor package as recited in claim 14, wherein the burr extends toward the top surface of the substrate.
20. The semiconductor package as recited in claim 14, further comprising: a thermally conductive adhesive applied between the chip and the flat portion of the heat sink.
US10/719,726 2003-08-21 2003-11-21 Semiconductor package with heat sink Active US6856015B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW092122954A TWI242862B (en) 2003-08-21 2003-08-21 Semiconductor package with heat sink
TW092122954 2003-08-21

Publications (2)

Publication Number Publication Date
US6856015B1 US6856015B1 (en) 2005-02-15
US20050040519A1 true US20050040519A1 (en) 2005-02-24

Family

ID=34114730

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/719,726 Active US6856015B1 (en) 2003-08-21 2003-11-21 Semiconductor package with heat sink

Country Status (2)

Country Link
US (1) US6856015B1 (en)
TW (1) TWI242862B (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040262742A1 (en) * 1994-07-07 2004-12-30 Tessera, Inc. Semiconductor package with heat sink
US20050155223A1 (en) * 1994-07-07 2005-07-21 Tessera, Inc. Methods of making microelectronic assemblies
US20060091542A1 (en) * 2004-11-03 2006-05-04 Broadcom Corporation Flip chip package including a heat spreader having an edge with a recessed edge portion and method of making the same
US20060171129A1 (en) * 2005-02-02 2006-08-03 Berto Thomas E Printed circuit board assembly with stiffening brace for ball-grid array device
US20070097650A1 (en) * 2004-03-31 2007-05-03 Intel Corporation Electronic packaging apparatus and method
US20070246833A1 (en) * 2006-04-25 2007-10-25 Tasao Soga Semiconductor power module
US20080006934A1 (en) * 2004-11-03 2008-01-10 Broadcom Corporation Flip Chip Package Including a Non-Planar Heat Spreader and Method of Making the Same
US20090206349A1 (en) * 2006-08-25 2009-08-20 Hiroshi Yamada Semiconductor device and method of manufacturing the same
CN102324407A (en) * 2011-09-22 2012-01-18 日月光半导体制造股份有限公司 Semiconductor packaging piece and manufacturing method thereof
US20120313231A1 (en) * 2011-06-09 2012-12-13 National Semiconductor Corporation Method and apparatus for dicing die attach film on a semiconductor wafer

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1595287B1 (en) * 2003-02-13 2006-05-10 Infineon Technologies AG Electronic component comprising a semiconductor chip and method for producing said component
TWI278975B (en) * 2003-03-04 2007-04-11 Siliconware Prec Ind Co Ltd Semiconductor package with heatsink
TWI242863B (en) * 2003-09-15 2005-11-01 Siliconware Prec Ind Co Ltd Heat dissipating structure and semiconductor package with the heat dissipating structure
JP4746358B2 (en) * 2005-06-09 2011-08-10 新光電気工業株式会社 The method of manufacturing a semiconductor device and a semiconductor device
US7446411B2 (en) * 2005-10-24 2008-11-04 Freescale Semiconductor, Inc. Semiconductor structure and method of assembly
EP2006906A4 (en) * 2006-04-07 2011-11-16 Murata Manufacturing Co Electronic component and method for manufacturing same
US20090027859A1 (en) * 2007-07-26 2009-01-29 Giacoma Lawrence M Surface mounted heat sink and electromagnetic shield
US8362609B1 (en) 2009-10-27 2013-01-29 Xilinx, Inc. Integrated circuit package and method of forming an integrated circuit package
GB2477492B (en) * 2010-01-27 2014-04-09 Thales Holdings Uk Plc Integrated circuit package
US8810028B1 (en) 2010-06-30 2014-08-19 Xilinx, Inc. Integrated circuit packaging devices and methods
US8679900B2 (en) * 2011-12-14 2014-03-25 Stats Chippac Ltd. Integrated circuit packaging system with heat conduction and method of manufacture thereof
TWI578044B (en) * 2013-01-14 2017-04-11 鴻海精密工業股份有限公司 Optical communication module

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5311402A (en) * 1992-02-14 1994-05-10 Nec Corporation Semiconductor device package having locating mechanism for properly positioning semiconductor device within package
US5369403A (en) * 1992-09-01 1994-11-29 The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University Dual quantization oversampling digital-to-analog converter
US5637920A (en) * 1995-10-04 1997-06-10 Lsi Logic Corporation High contact density ball grid array package for flip-chips
US5889323A (en) * 1996-08-19 1999-03-30 Nec Corporation Semiconductor package and method of manufacturing the same
US5926371A (en) * 1997-04-25 1999-07-20 Advanced Micro Devices, Inc. Heat transfer apparatus which accommodates elevational disparity across an upper surface of a surface-mounted semiconductor device
US5931222A (en) * 1995-11-30 1999-08-03 International Business Machines Coporation Adhesion promoting layer for bonding polymeric adhesive to metal and a heat sink assembly using same
US6011304A (en) * 1997-05-05 2000-01-04 Lsi Logic Corporation Stiffener ring attachment with holes and removable snap-in heat sink or heat spreader/lid
US6093961A (en) * 1999-02-24 2000-07-25 Chip Coolers, Inc. Heat sink assembly manufactured of thermally conductive polymer material with insert molded metal attachment
US6282096B1 (en) * 2000-04-28 2001-08-28 Siliconware Precision Industries Co., Ltd. Integration of heat conducting apparatus and chip carrier in IC package
US6441485B1 (en) * 2000-05-11 2002-08-27 Amkor Technology, Inc. Apparatus for electrically mounting an electronic device to a substrate without soldering
US6509636B1 (en) * 2001-11-15 2003-01-21 Siliconware Precision Industries Co., Ltd. Semiconductor package
US6552266B2 (en) * 1998-03-11 2003-04-22 International Business Machines Corporation High performance chip packaging and method
US6747346B2 (en) * 2001-04-12 2004-06-08 Fuji Electric Co., Ltd. Container for semiconductor sensor, manufacturing method therefor, and semiconductor sensor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01161736A (en) * 1987-12-17 1989-06-26 Nec Corp Package for semiconductor device
JPH0258354A (en) * 1988-08-24 1990-02-27 Hitachi Hokkai Semiconductor Ltd Semiconductor device
JPH03105950A (en) * 1989-09-19 1991-05-02 Nec Kyushu Ltd Package of semiconductor integrated circuit

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5311402A (en) * 1992-02-14 1994-05-10 Nec Corporation Semiconductor device package having locating mechanism for properly positioning semiconductor device within package
US5369403A (en) * 1992-09-01 1994-11-29 The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University Dual quantization oversampling digital-to-analog converter
US5637920A (en) * 1995-10-04 1997-06-10 Lsi Logic Corporation High contact density ball grid array package for flip-chips
US5931222A (en) * 1995-11-30 1999-08-03 International Business Machines Coporation Adhesion promoting layer for bonding polymeric adhesive to metal and a heat sink assembly using same
US5889323A (en) * 1996-08-19 1999-03-30 Nec Corporation Semiconductor package and method of manufacturing the same
US5926371A (en) * 1997-04-25 1999-07-20 Advanced Micro Devices, Inc. Heat transfer apparatus which accommodates elevational disparity across an upper surface of a surface-mounted semiconductor device
US6011304A (en) * 1997-05-05 2000-01-04 Lsi Logic Corporation Stiffener ring attachment with holes and removable snap-in heat sink or heat spreader/lid
US6552266B2 (en) * 1998-03-11 2003-04-22 International Business Machines Corporation High performance chip packaging and method
US6093961A (en) * 1999-02-24 2000-07-25 Chip Coolers, Inc. Heat sink assembly manufactured of thermally conductive polymer material with insert molded metal attachment
US6282096B1 (en) * 2000-04-28 2001-08-28 Siliconware Precision Industries Co., Ltd. Integration of heat conducting apparatus and chip carrier in IC package
US6441485B1 (en) * 2000-05-11 2002-08-27 Amkor Technology, Inc. Apparatus for electrically mounting an electronic device to a substrate without soldering
US6747346B2 (en) * 2001-04-12 2004-06-08 Fuji Electric Co., Ltd. Container for semiconductor sensor, manufacturing method therefor, and semiconductor sensor device
US6509636B1 (en) * 2001-11-15 2003-01-21 Siliconware Precision Industries Co., Ltd. Semiconductor package

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050155223A1 (en) * 1994-07-07 2005-07-21 Tessera, Inc. Methods of making microelectronic assemblies
US20040262742A1 (en) * 1994-07-07 2004-12-30 Tessera, Inc. Semiconductor package with heat sink
US7166914B2 (en) * 1994-07-07 2007-01-23 Tessera, Inc. Semiconductor package with heat sink
US7672132B2 (en) * 2004-03-31 2010-03-02 Intel Corporation Electronic packaging apparatus and method
US20070097650A1 (en) * 2004-03-31 2007-05-03 Intel Corporation Electronic packaging apparatus and method
US20060091542A1 (en) * 2004-11-03 2006-05-04 Broadcom Corporation Flip chip package including a heat spreader having an edge with a recessed edge portion and method of making the same
US7719110B2 (en) 2004-11-03 2010-05-18 Broadcom Corporation Flip chip package including a non-planar heat spreader and method of making the same
US20080006934A1 (en) * 2004-11-03 2008-01-10 Broadcom Corporation Flip Chip Package Including a Non-Planar Heat Spreader and Method of Making the Same
US7170165B2 (en) * 2005-02-02 2007-01-30 Agilent Technologies, Inc. Circuit board assembly with a brace surrounding a ball-grid array device
US20060171129A1 (en) * 2005-02-02 2006-08-03 Berto Thomas E Printed circuit board assembly with stiffening brace for ball-grid array device
US8125090B2 (en) 2006-04-25 2012-02-28 Hitachi, Ltd. Semiconductor power module
US20070246833A1 (en) * 2006-04-25 2007-10-25 Tasao Soga Semiconductor power module
US20100289148A1 (en) * 2006-04-25 2010-11-18 Tasao Soga Semiconductor power module
US8004075B2 (en) * 2006-04-25 2011-08-23 Hitachi, Ltd. Semiconductor power module including epoxy resin coating
US20090206349A1 (en) * 2006-08-25 2009-08-20 Hiroshi Yamada Semiconductor device and method of manufacturing the same
US9034729B2 (en) * 2006-08-25 2015-05-19 Semiconductor Components Industries, Llc Semiconductor device and method of manufacturing the same
US20120313231A1 (en) * 2011-06-09 2012-12-13 National Semiconductor Corporation Method and apparatus for dicing die attach film on a semiconductor wafer
US8647966B2 (en) * 2011-06-09 2014-02-11 National Semiconductor Corporation Method and apparatus for dicing die attach film on a semiconductor wafer
CN102324407A (en) * 2011-09-22 2012-01-18 日月光半导体制造股份有限公司 Semiconductor packaging piece and manufacturing method thereof

Also Published As

Publication number Publication date
TW200509335A (en) 2005-03-01
TWI242862B (en) 2005-11-01
US6856015B1 (en) 2005-02-15

Similar Documents

Publication Publication Date Title
US6080932A (en) Semiconductor package assemblies with moisture vents
US5883430A (en) Thermally enhanced flip chip package
US6084308A (en) Chip-on-chip integrated circuit package and method for making the same
US6236568B1 (en) Heat-dissipating structure for integrated circuit package
US4989069A (en) Semiconductor package having leads that break-away from supports
US5866949A (en) Chip scale ball grid array for integrated circuit packaging
KR100299885B1 (en) Semiconductor device and method for producing the same
US5767447A (en) Electronic device package enclosed by pliant medium laterally confined by a plastic rim member
US6288900B1 (en) Warpage compensating heat spreader
US6459163B1 (en) Semiconductor device and method for fabricating the same
US6621160B2 (en) Semiconductor device and mounting board
US6921968B2 (en) Stacked flip chip package
US6521480B1 (en) Method for making a semiconductor chip package
US6462405B1 (en) Semiconductor package
US20020172024A1 (en) Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged
US20060278885A1 (en) LED wafer-level chip scale packaging
US6265759B1 (en) Laterally situated stress/strain relieving lead for a semiconductor chip package
US20030080439A1 (en) Delamination-preventing substrate and semiconductor package with the same
US5684330A (en) Chip-sized package having metal circuit substrate
US6806560B2 (en) Semiconductor device and method for fabricating same
US6865084B2 (en) Thermally enhanced semiconductor package with EMI shielding
US6218728B1 (en) Mold-BGA-type semiconductor device and method for making the same
US8324718B2 (en) Warp-suppressed semiconductor device
US7081678B2 (en) Multi-chip package combining wire-bonding and flip-chip configuration
US20060186531A1 (en) Package structure with chip embedded in substrate

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, CHIEN-PING;HSIAO, CHENG-HSU;CHIU, SHIH-KUANG;REEL/FRAME:014742/0076

Effective date: 20030711

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12