US20040239806A1 - Frequency bounded oscillator for video reconstruction - Google Patents

Frequency bounded oscillator for video reconstruction Download PDF

Info

Publication number
US20040239806A1
US20040239806A1 US10/867,607 US86760704A US2004239806A1 US 20040239806 A1 US20040239806 A1 US 20040239806A1 US 86760704 A US86760704 A US 86760704A US 2004239806 A1 US2004239806 A1 US 2004239806A1
Authority
US
United States
Prior art keywords
signal
control signal
oscillator
high
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/867,607
Inventor
David Zeidler
Brian Carroll
Original Assignee
Zeidler David E.
Brian Carroll
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US09/849,162 priority Critical patent/US6829014B1/en
Application filed by Zeidler David E., Brian Carroll filed Critical Zeidler David E.
Priority to US10/867,607 priority patent/US20040239806A1/en
Publication of US20040239806A1 publication Critical patent/US20040239806A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network, synchronizing decoder's clock; Client middleware
    • H04N21/44Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
    • H04N21/44004Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving video buffer management, e.g. video decoder buffer or video display buffer
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network, synchronizing decoder's clock; Client middleware
    • H04N21/4302Content synchronization processes, e.g. decoder synchronization
    • H04N21/4305Synchronizing client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Abstract

A frequency range bounder for limiting the frequency of a voltage controlled oscillator uses a multiplexer that responds to comparator inputs indicating whether an input control signal will allow the oscillator frequency to go beyond a predetermined range. If the control signal keeps the frequency within the range, the control signal is sent directly to an oscillator driver. If the control signal is above or below the range, the multiplexer outputs an alternative value as the control signal. As a result, the oscillator frequency is prevented from extending beyond an allowable tolerance range.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention is related to signal encoding and decoding, and more particularly to a system for controlling an oscillator used to decode and/or reconstruct a video signal. [0002]
  • 2. Description of the Related Art [0003]
  • Modem video equipment including televisions, video cassette recorders VCRs, and set-top terminals provide users with tremendous access to television programming. In particular, cable and satellite television systems may provide access to hundreds of channels of video programming. A set-top terminal is a box of electronic circuitry connected between a user's television and a cable or satellite television system for assisting the user in accessing that system. [0004]
  • As the equipment for providing video programming becomes more complicated and offers more features and flexibility to users, the sophistication and programming required to operate such equipment also increases. In fact, some video equipment, particularly VCRs and set-top terminals, now require substantial computing power to optimally process video and audio signals and provide user features such as timed program recording and premium channel de-scrambling. [0005]
  • In general, to generate a visual display on a display device, such as a television set or monitor, the information for the images to be displayed must be provided as a video signal. This is also true of an on-screen display that is derived from a video signal generated by the video equipment. Conversion of a video signal into a visual image on a display screen requires the use of a clock signal with a highly accurate frequency. Generally, the video equipment, such as a set-top terminal, creates the video signal from it's internally-generated clock. The accuracy of the internally-generated clock yields the accuracy of the timing contained or embedded in the video signal sent to a video display device, e.g., a television set or monitor. The timing needs to be accurate within a predetermine range for the image to be displayed properly. For example, the generation of images on the video display device, may require timing that is accurate to within 3 to 50 ppm. Some televisions require higher timing accuracy than others. [0006]
  • With television signals provided by network broadcasters, or cable or satellite companies, the required signal timing is inherently a part of an analog television signal and is always included as part of a digital television signal. Therefore, when a piece of video equipment takes control of a display device, e.g. a television set, and reconstructs an incoming video signal, the necessary clock signal with a sufficiently accurate frequency can be derived or borrowed from the incoming video signal. [0007]
  • In the past, video equipment requiring generation of a high-accuracy clock signal for supporting video reconstruction/generation has been provided with an internal clock circuit built around a dedicated crystal oscillator. The oscillator can either be calibrated at the factory to provide a sufficiently accurate clock signal to support video reconstruction/generation or designed and built with components having extremely tight tolerances. A voltage controlled crystal oscillator VCXO is a preferred oscillator for generating the necessary high-accuracy clock signal. Because the oscillator is voltage-controlled, it requires little or no factory calibration and can be continually controlled to adjust for the effects of initial accuracy, aging or extreme temperatures. [0008]
  • In this arrangement, the control voltage applied to the VCXO is measured and recorded when a video signal is being received and properly displayed. This is required for proper video construction and, in the digital channel case, for preventing buffer underruns and overruns. More particularly, the terminal has a recovered clock that is frequency locked to the encoder clock in the head-end or the location where the digital video signal was originally encoded. In the analog case, the terminal has a recovered clock that is locked to the timing embedded in an analog television signal. The clock frequency in currently-used applications is typically around 27 MHz. [0009]
  • To reconstruct an MPEG delivered video signal or an NTSC video signal, the frequency of the VCXO must be maintained at a sufficiently accurate frequency. This is a requirement for proper video construction in both analog and digital applications. Further, in digital applications, proper timing prevents buffer underruns and overruns as well. Usually, the VCXO is common to both MPEG decoding and NTSC video reconstruction and is designed to meet the MPEG specification on its allowable offset, manufacturing, and component tolerances with an additional margin. Typically, the allowable VCXO frequency range in this type of application is ±100 ppm from the nominal 27 Mhz value. Although this VCXO range is acceptable for decoding MPEG video signals, this range far exceeds the allowable range for regenerating NTSC video signals, resulting in color deterioration, the appearance of blocks in the image, frozen image portions, or degradation of the image into a black and white image. These image problems may also occur if the VCXO characteristics allows the frequency to drift beyond the allowable frequency range for decoding MPEG signals. Timing is also a concern in generating images from analog signals, where the VCXO needs to lock to the horizontal and/or vertical timing of an analog video signal. [0010]
  • Consequently, there is a need for a system that prevents the VCXO frequency from exceeding an allowable range for video reconstruction and buffer management. [0011]
  • SUMMARY OF THE INVENTION
  • Accordingly, the present invention is directed to an apparatus that outputs a clock signal for video reconstruction and that includes a control logic circuit with a phase locked loop for receiving an incoming video signal and phase locking to a clock signal portion of the incoming video signal, wherein the control logic circuit outputs a control signal for controlling an output of an oscillator, which serves as the clock signal, based on the phase lock, and a frequency range bounder in the phase locked loop that receives the control signal and outputs a bounded control signal that limits the frequency of the voltage controlled oscillator to a selected range. [0012]
  • The invention is also directed to a frequency range bounder apparatus for limiting an oscillator frequency range. The frequency range bounder receives a control signal for controlling an output of an oscillator and outputs either the control signal itself, if the control signal is within a selected range, or a threshold value, if the control signal is outside the selected range, as a bounded control signal to the oscillator to limit the oscillator frequency. [0013]
  • The invention is further directed to a method for outputting a clock signal for video reconstruction in a terminal, comprising the steps of receiving an incoming video signal in a control logic circuit with a phase locked loop, phase locking to a clock signal portion of the incoming video signal, outputting a control signal for controlling an output of an oscillator based on the phase lock, and limiting the frequency of the oscillator to a selected range using a frequency range bounder in the phase locked loop that receives the control signal. [0014]
  • As a result, the invention prevents the frequency of a voltage controlled oscillator from surpassing an allowable frequency range for proper video reconstruction as the oscillator locks to a head-end encoder's clock frequency or an analog video channel's embedded timing.[0015]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram illustrating a frequency bounded clock according to the present invention; [0016]
  • FIGS. 2[0017] a and 2 b are waveforms illustrating the bounding operation according to the present invention;
  • FIG. 3 is a representative diagram of a frequency range bounder of the present invention according to one embodiment; [0018]
  • FIG. 4 is representative diagram of another embodiment of the inventive frequency range bounder; and [0019]
  • FIG. 5 is a representative diagram of a further embodiment of the inventive frequency range bounder.[0020]
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Using the drawings, the preferred embodiments of the present invention will now be explained. Stated in broad principle, the present invention is directed to an apparatus and method for limiting the frequency of an oscillator, such as a voltage controlled oscillator (VCXO), which locked to the timing of an incoming video signal, within a selected acceptable range. The invention prevents the VCXO frequency from drifting, including or especially during channel acquisition, outside the acceptable range and causing video image deterioration. [0021]
  • FIG. 1 illustrates an embodiment of the present invention as a device for generating a clock signal in a piece of video equipment, such as a set-top terminal, when the incoming video signal [0022] 101 is a digital signal, such as an MPEG data stream. As shown in FIG. 1, the incoming digital video signal 101, i.e. the video data stream, is provided to a control logic circuit 102. The digital video signal 101 includes data fields in which program clock reference (PCR) data is provided. The PCR is a part of the MPEG (Motion Picture Experts Group) digital signal format and functions as a digital clock signal that is used to reconstruct the images carried in the digital data stream 101 for display on a television set or monitor (not shown). As is known in the art, the PCR is a time stamp of the encoder's clock frequency and is sent in the data stream at regular intervals.
  • Note that for an analog application, the general circuit [0023] 102 configuration shown in FIG. 1 will be the same except that an analog video signal will be sent to the circuit 102 instead of a digital data stream 101 and a sync separator will be used instead of the PCR data extractor 104.
  • The control logic circuit [0024] 102 is an internal phase locked loop circuit and locks to the PCR data by first receiving the digital data stream 101 into a PCR data extractor 104. The PCR data extractor 104 and counter and scaler 106 provide inputs to a comparator 108, which outputs a signal to a loop filter 110. The comparator 108 output corresponds to the difference between the time stamp of the encoder (not shown) and the terminal's internally generated time stamp, allowing continuous adjustment of the terminal's clock frequency to align it with the encoded signal's clock frequency. The loop filter 110 directs a control signal corresponding to the comparator 108 output through a VCXO driver 111, such as a pulse width modulation (PWM) circuit, to a VCXO frequency range bounder 112. The frequency range bounder 112 will then output a bounded control signal to a drive circuit 114 for driving the VCXO 116. The VCXO 116 outputs a clock signal based on the timing from the PCR and the bounded control signal from the frequency range bounder 112. The VCXO clock signal is also fed back to the counter and scaler 106 to complete the phase locked loop. Note that although FIGS. 1 and 3 show the frequency range bounder 112 receiving an input from the VCXO driver 111, the VCXO range bounder 112 can be placed anywhere in the signal path after the loop filter 110 and still have the same bounding effect. For example, the frequency range bounder 112 can be placed directly after the loop filter 110 so that the loop filter 110 output acts as the control signal. The inventive concept is the same regardless of the specific position of the frequency range bounder 112 in the signal path.
  • The VCXO [0025] 116 acts as the terminal's clock oscillator and locks to the head-end encoder's clock frequency through the PCR data fields contained in the MPEG video data stream. As a result, the circuit receives the time-stamps, compares the time stamps to its own internal counter 106 based on the VCXO clock frequency, and continuously adjusts the VCXO clock frequency to bring the encoder clock frequency and the terminal's VCXO clock frequency into alignment, forming a closed phase locked loop.
  • Note that if the phase locked loop does not contain the frequency range bounder [0026] 112 of the invention, the loop may have frequency undershoots and overshoots as the VCXO frequency converges to the correct frequency, depending on the type of loop filter 110 implemented in the circuit, the specific loop control values, and the characteristics of the PCR data e.g., whether it is non-compliant. The frequency excursions that occur before the VCXO converges to the correct frequency may exceed the allowable frequency offset for video reconstruction and internal buffer management. An example of an 0unbounded VCXO frequency is shown in FIG. 2a. As can be seen in the Figure, a channel acquisition or PCR discontinuity will cause the VCXO frequency to overshoot and/or undershoot as it converges toward the correct VCXO frequency level. If the frequency excursions are large enough to go beyond the allowable tolerances 200 for proper video image reconstruction, the image itself may deteriorate e.g., lose color, shift to black and white, etc.
  • FIG. 2[0027] b illustrates a VCXO frequency that is bounded by the frequency range bounder 112 of the present invention. The undershoots 202 and overshoots 204 in the VCXO frequency that extend beyond the bounded range limits 200 are eliminated, causing the VCXO frequency to remain at an upper 206 or lower 208 frequency limit even if the incoming signal from the loop filter has a value that would ordinarily cause the VCXO frequency to be higher or lower. The specific frequency range can be based on the MPEG allowable tolerance, which is in the range of ±30 ppm, or can be restricted further to accommodate the tight limits required in NTSC reconstruction, in the range of ±3 ppm. Alternatively, a wider frequency range can be used based on the historical data for television receivers and monitors, in the range of ±50 ppm. Regardless of the specific range selected, the frequency of the VCXO 116 is bounded by bounding the control voltage that controls the VCXO 116 frequency within a certain range.
  • FIG. 3 is a representative diagram of one possible embodiment for the frequency range bounder [0028] 112. Generally, the frequency range bounder 112 limits the control signal, such as a control voltage, to a predetermined range because the VCXO frequency varies as the control signal varies. The frequency range bounder 112 includes a data register 300 that receives the control signal from the loop filter 110 or VCXO driver 111 (depending on the specific circuit 102 configuration), a programmable high limit register 302 and a programmable low limit register 304. The high limit register 302 stores an upper value corresponding to an upper frequency level of the desired bounded range, and the low limit register 304 stores a lower value corresponding to the lower frequency level of the desired bounded range. The registers 302, 304 and values can be generally referred to as threshold registers and threshold values, respectively.
  • A multiplexer [0029] 306 is coupled to the data register 300 and the high and low limit registers 302, 304 so that it can direct the upper value, the lower value, or the control signal itself to the drive circuit 114 as the bounded control signal for controlling the VCXO 116 frequency. The multiplexer 306 bounds the control signal within a selected range by comparing the control signal with a value based on outputs from a high comparator 308 and low comparator 310, which compare the control signal with a high limit and a low limit, respectively. If the control signal is between the high and low limits, the multiplexer 306 will allow the control signal to pass directly through to the drive circuit 114. If the high comparator 308 indicates that the control signal is above the high limit, the multiplexer 306 will select the high limit register 304 for outputting the upper value stored in the register 304 to the drive circuit 114. Similarly, if the low comparator 310 indicates that the control signal is below the low limit, the multiplexer 306 will select the low limit register 304 for outputting the lower value stored in the register 304 to the drive circuit 114. By limiting the value of the signal sent to the drive circuit 114 to a selected range, the frequency of the VCXO 116 is also bounded within a predetermined range, as shown in FIG. 2b, thereby preventing the VCXO 116 frequency from reaching a level beyond an acceptable tolerance range and minimizing the chance of image deterioration due to excessive frequency excursions as the VCXO settles to the correct frequency.
  • FIGS. 4 and 5 illustrate alternative embodiments for the frequency range bounder [0030] 112. In the embodiment shown in FIG. 4, the high limit register 302 is coupled to a minimum function block 400 and the low limit register 304 is coupled to a maximum function block 402. The minimum function block 400 receives as inputs the control signal output by the VCXO driver 111 and the upper value stored in the high limit register 302 and outputs the smaller of the two inputs. The maximum function block 402 will then receive as inputs the minimum function block 402 output and the lower value in the low limit register 304 and outputs the larger of the two inputs. As a result, if the control signal is higher than the upper value in the high limit register 302 or lower than the lower value in the low limit register 304, the corresponding values in the registers 302, 304 are output by the frequency range bounder 112 as bounded control signal instead of the control signal itself, thereby bounding the VCXO 116 frequency within the selected range.
  • FIG. 5 illustrates a way in which the frequency range bounder [0031] 112 can be implemented. In this embodiment, the high limit register 302 and the low limit register 304 containing the upper and lower values, respectively, are coupled to a three-input comparator 500. The comparator 500 receives the control signal from the VCXO driver 111, the upper value from the high limit register 302 and the lower value from the low limit register 304 as inputs. The comparator 500 than compares each data value in the control signal to see whether it falls within the with the upper and lower values. Control signal data values that are outside of the window defined by the upper and lower values are discarded by the comparator 500 while data values within the window are latched into an output register 502. As a result, the values from the output register 502 are bounded by the upper and lower values, thereby bounding the VCXO 116 frequency within the selected range.
  • The upper and lower limits for the bounded range can be obtained in various ways. One way is to analyze the VCXO [0032] 116 and its associated tolerances to obtain the control voltage values that will allow the VCXO 116 to remain within its tolerance range during frequency centering. Another method is to statistically quantify the control voltage versus the frequency range and frequency center of a sample group of VCXOs 116 to determine the bounded range. These methods will yield a range that accounts for the VCXO's own tolerances; however, this range may still be larger than the desired for image reconstruction, particularly in view of the relatively tight tolerance ranges required by, for example, MPEG and NTSC reconstruction.
  • Thus, a preferred method for obtaining the upper and lower range limits will take into account the desired tolerance ranges for image reconstruction as well as the operational tolerances of the VCXO [0033] 116. This can be conducted via calibration of the VCXO 116 by first checking the control voltage to the VCXO 116 when the VCXO 116 is stable and locked to a PCR stream. This control voltage will yield the center point of the desired bounded range because most PCR streams are accurate within a few ppm. The slope of the control voltage versus frequency curve can be obtained as well because the results tend to be more consistent than the center point. Obtaining the slope can be derived by analyzing the VCXO's 116 tolerances or by calibration. Calibration may involve forcing the VCXO 116 toward its extreme limits within its acceptable tolerance range and then back-calculating the VCXO's associated frequency from data obtained by comparing the PCR data stream with the internal counter 106 at selected points in time.
  • In practice, the phase locked loop (not including the VCXO [0034] 116) can be implemented as hardware, firmware, or a combination of both. Note that the bounding apparatus and method described above can also be used in analog applications, where the phase locked loop is locked to the horizontal and/or vertical timing of an analog video signal.
  • While the invention has been specifically described in connection with certain specific embodiments thereof, it is to be understood that this is by way of illustration and not of limitation, and the scope of the appended claims should be construed as broadly as the prior art will permit. [0035]

Claims (23)

1-25. (cancelled)
26. An apparatus for outputting a clock signal for video reconstruction in a terminal, comprising:
an oscillator that generates the clock signal;
a control logic circuit with a phase locked loop for receiving an incoming video signal and phase locking to a clock signal portion of the incoming video signal, wherein the control logic circuit outputs a control signal for controlling an output of the oscillator based on the phase lock; and
a frequency range bounder in the phase locked loop that receives the control signal and outputs a bounded control signal that bounds the frequency of the oscillator to a selected range, said range being defined by an upper value and a lower value, said lower value being different from said upper value;
wherein the incoming video signal is a digital signal and the clock signal portion of the incoming video signal is program clock reference data for the digital signal.
27. The apparatus of claim 26, wherein the frequency range bounder includes an output multiplexer and a threshold register that stores at least one threshold value and that is coupled to the output multiplexer, wherein the output multiplexer receives a control signal and outputs one of the control signal and said at least one threshold value as a bounded control signal to limit the frequency of the oscillator to the selected range.
28. The apparatus of claim 27, wherein said at least one threshold register that stores at least one threshold value is a high limit register that stores said upper value and a low limit register that stores said lower value.
29. The apparatus of claim 28, wherein the frequency range bounder includes an output multiplexer that selects one of the upper value, the control signal, and the lower value as the bounded control signal and outputs the bounded control signal to the oscillator to bound the oscillator frequency between an upper level and a lower level.
30. The apparatus of claim 29, wherein the frequency range bounder includes at least one of a high comparator and a low comparator coupled to the output multiplexer, wherein the high comparator compares the control signal with said upper value and the low comparator compares the control signal with said lower value, and wherein the output multiplexer outputs the upper value as the bounded control signal if the control signal is above the upper value and outputs the lower value as the bounded control signal if the control signal is below the lower value.
31. A method for outputting an oscillator-generated clock signal for video reconstruction in a terminal, comprising the steps of:
receiving an incoming video signal in a control logic circuit with a phase locked loop;
phase locking to a clock signal portion of the incoming video signal;
outputting a clock signal with an oscillator; and
limiting a frequency of said oscillator to a selected range using a frequency range bounder in the phase locked loop,
wherein the selected range being defined by an upper value and a lower value that is different from said upper value, and
wherein the frequency range bounder receives a control signal and limits the oscillator frequency based on the control signal.
32. The method of claim 31, wherein the incoming video signal is a digital signal and the clock signal portion of the incoming video signal is program clock reference data for the digital signal.
32. The method of claim 31, further comprising outputting a bounded control signal from the frequency range bounder to the oscillator.
33. The method of claim 32, wherein the limiting step includes selecting one of the upper value, the control signal, and the lower value as the bounded control signal.
34. The method of claim 31, wherein the limiting step comprises:
comparing the control signal with at least one of said upper value and said lower value;
outputting the upper value as the bounded control signal if the control signal is above the upper value; and
outputting the lower value as the bounded control signal if the control signal is below the lower value.
35. A circuit for controlling an oscillator that outputs a clock signal for video reconstruction, comprising:
a control logic circuit with a phase locked loop for receiving an incoming video signal and phase locking to a clock signal portion of the incoming video signal, wherein the control logic circuit outputs a control signal for controlling an output of the oscillator based on the phase lock; and
a frequency range bounder in the phase locked loop that receives the control signal and outputs a bounded control signal that bounds the frequency of the oscillator to a selected range;
wherein said frequency range bounder is configured to generate a high limit signal and a low limit signal that is different from said high limit signal, and then select one of said control signal, said high limit signal or said low limit signal for transmission to said oscillator depending on whether said control signal remains within pre-defined high and low limits.
36. The circuit of claim 35, further comprising a multiplexer which receives said control signal, said high limit signal and said low limit signal and selectively transmits said control signal, said high limit signal or said low limit signal to said oscillator depending on whether said control signal remains within pre-defined high and low limits.
37. The circuit of claim 36, further comprising a high limit register for outputting said high limit signal and a low limit register for outputting said low limit signal.
38. The circuit of claim 37, further comprising a high comparator for comparing said control signal and said high limit signal, wherein the output of said high comparator is provided to said multiplexer.
39. The circuit of claim 37, further comprising a low comparator for comparing said control signal and said low limit signal, wherein the output of said low comparator is provided to said multiplexer.
40. The circuit of claim 35, further comprising:
a high limit register for outputting said high limit signal;
a low limit register for outputting said low limit signal; and
a comparator receiving said control signal, said high limit signal and said low limit signal;
wherein said comparator selects said control signal, said high limit signal or said low limit signal for transmission to said oscillator depending on whether said control signal remains within pre-defined high and low limits.
41. A method of controlling an oscillator that outputs a clock signal for video reconstruction, wherein said oscillator is controlled to remain within high and low frequency bounds, said method comprising:
receiving an incoming video signal and phase locking to a clock signal portion of the incoming video signal;
outputting a control signal for controlling an output of the oscillator based on the phase lock;
generating a high limit signal and a low limit signal, said high and low limit signals being different; and
selecting one of said control signal, said high limit signal or said low limit signal for transmission to said oscillator depending on whether said control signal remains within pre- defined high and low limits, said low limit being lower than said high limit.
42. The method of claim 41, further comprising:
receiving said control signal, said high limit signal and said low limit signal with a multiplexer; and
with said multiplexer, selectively transmitting said control signal, said high limit signal or said low limit signal to said oscillator depending on whether said control signal remains within pre-defined high and low limits.
43. The method of claim 42, further comprising:
comparing said control signal and said high limit signal with a high comparator; and
controlling said multiplexer with an output of said high comparator.
44. The method of claim 42, further comprising:
comparing said control signal and said low limit signal with a low comparator; and
controlling said multiplexer with an output of said low comparator.
45. The method of claim 41, further comprising:
receiving and comparing said control signal, said high limit signal and said low limit signal with a comparator; and,
with said comparator, selecting said control signal, said high limit signal or said low limit signal for transmission to said oscillator depending on whether said control signal remains within pre-defined high and low limits.
46. A system for controlling an oscillator that outputs a clock signal for video reconstruction, wherein said oscillator is controlled to remain within high and low frequency bounds, said system comprising:
means for receiving an incoming video signal and phase locking to a clock signal portion of the incoming video signal;
means for outputting a control signal for controlling an output of the oscillator based on the phase lock;
means for generating a high limit signal and a low limit signal that is different from said high limit signal; and
means for selecting one of said control signal, said high limit signal or said low limit signal for transmission to said oscillator depending on whether said control signal remains within pre-defined high and low limits, wherein said low limit is lower than said high limit.
US10/867,607 2001-05-04 2004-06-14 Frequency bounded oscillator for video reconstruction Abandoned US20040239806A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/849,162 US6829014B1 (en) 2001-05-04 2001-05-04 Frequency bounded oscillator for video reconstruction
US10/867,607 US20040239806A1 (en) 2001-05-04 2004-06-14 Frequency bounded oscillator for video reconstruction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/867,607 US20040239806A1 (en) 2001-05-04 2004-06-14 Frequency bounded oscillator for video reconstruction

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/849,162 Continuation US6829014B1 (en) 2001-05-04 2001-05-04 Frequency bounded oscillator for video reconstruction

Publications (1)

Publication Number Publication Date
US20040239806A1 true US20040239806A1 (en) 2004-12-02

Family

ID=33452922

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/849,162 Active 2022-05-22 US6829014B1 (en) 2001-05-04 2001-05-04 Frequency bounded oscillator for video reconstruction
US10/867,607 Abandoned US20040239806A1 (en) 2001-05-04 2004-06-14 Frequency bounded oscillator for video reconstruction

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/849,162 Active 2022-05-22 US6829014B1 (en) 2001-05-04 2001-05-04 Frequency bounded oscillator for video reconstruction

Country Status (1)

Country Link
US (2) US6829014B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6829014B1 (en) * 2001-05-04 2004-12-07 General Instrument Corporation Frequency bounded oscillator for video reconstruction
US20080195860A1 (en) * 2007-02-14 2008-08-14 Motorola, Inc. Method and apparatus for detecting a compromised node in a network

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933959A (en) * 1989-05-08 1990-06-12 Datatape Incorporated Tracking bit synchronizer
US5184091A (en) * 1991-06-04 1993-02-02 Zenith Electronics Corporation Circuit for phase locking an oscillator within any one of a plurality of frequency ranges
US5473385A (en) * 1994-06-07 1995-12-05 Tv/Com Technologies, Inc. Clock correction in a video data decoder using video synchronization signals
US5579348A (en) * 1994-02-02 1996-11-26 Gi Corporation Method and apparatus for improving the apparent accuracy of a data receiver clock circuit
US5657089A (en) * 1994-10-14 1997-08-12 Nec Corporation Video signal processing device for sampling TV signals to produce digital data with interval control
US5699392A (en) * 1995-11-06 1997-12-16 Stellar One Corporation Method and system for the recovery of an encoder clock from an MPEG-2 transport stream
US5923220A (en) * 1996-03-07 1999-07-13 Mitsubishi Denki Kabushiki Kaisha Clock reproducing device and clock reproducing method, which utilize a frequency difference and receiving interval
US5956378A (en) * 1996-03-08 1999-09-21 Nec Corporation Phase lock by a frequency and phase difference between input and VCO signals with a frequency range adjusted by synchronism between the input and the VCO signals
US5995156A (en) * 1995-08-09 1999-11-30 Korea Telecommunication Authority Phase locked loop for MPEG system
US6133770A (en) * 1997-11-28 2000-10-17 Nec Corporation Phase locked loop circuit
US6396891B1 (en) * 1997-09-30 2002-05-28 Yamaha Corporation Frequency control apparatus and method, and storage medium storing a program for carrying out the method
US6396354B1 (en) * 1999-07-22 2002-05-28 Sony Corporation PLL detection circuit with lock judgement circuit
US6829014B1 (en) * 2001-05-04 2004-12-07 General Instrument Corporation Frequency bounded oscillator for video reconstruction

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933959A (en) * 1989-05-08 1990-06-12 Datatape Incorporated Tracking bit synchronizer
US5184091A (en) * 1991-06-04 1993-02-02 Zenith Electronics Corporation Circuit for phase locking an oscillator within any one of a plurality of frequency ranges
US5579348A (en) * 1994-02-02 1996-11-26 Gi Corporation Method and apparatus for improving the apparent accuracy of a data receiver clock circuit
US5473385A (en) * 1994-06-07 1995-12-05 Tv/Com Technologies, Inc. Clock correction in a video data decoder using video synchronization signals
US5657089A (en) * 1994-10-14 1997-08-12 Nec Corporation Video signal processing device for sampling TV signals to produce digital data with interval control
US5995156A (en) * 1995-08-09 1999-11-30 Korea Telecommunication Authority Phase locked loop for MPEG system
US5699392A (en) * 1995-11-06 1997-12-16 Stellar One Corporation Method and system for the recovery of an encoder clock from an MPEG-2 transport stream
US5923220A (en) * 1996-03-07 1999-07-13 Mitsubishi Denki Kabushiki Kaisha Clock reproducing device and clock reproducing method, which utilize a frequency difference and receiving interval
US5956378A (en) * 1996-03-08 1999-09-21 Nec Corporation Phase lock by a frequency and phase difference between input and VCO signals with a frequency range adjusted by synchronism between the input and the VCO signals
US6396891B1 (en) * 1997-09-30 2002-05-28 Yamaha Corporation Frequency control apparatus and method, and storage medium storing a program for carrying out the method
US6133770A (en) * 1997-11-28 2000-10-17 Nec Corporation Phase locked loop circuit
US6396354B1 (en) * 1999-07-22 2002-05-28 Sony Corporation PLL detection circuit with lock judgement circuit
US6829014B1 (en) * 2001-05-04 2004-12-07 General Instrument Corporation Frequency bounded oscillator for video reconstruction

Also Published As

Publication number Publication date
US6829014B1 (en) 2004-12-07

Similar Documents

Publication Publication Date Title
US8525771B2 (en) Image display apparatus and method of adjusting clock phase using delay evaluation signal
US5486864A (en) Differential time code method and apparatus as for a compressed video signal
US6801591B1 (en) Clock recovery
US5602920A (en) Combined DCAM and transport demultiplexer
US4346407A (en) Apparatus for synchronization of a source of computer controlled video to another video source
JP3546889B2 (en) Multiplexing transmission method and apparatus
US6219101B1 (en) Method and apparatus for video flicker filter
US5537216A (en) Circuit for including a copy-inhibit signal with a video signal
US6313879B1 (en) Synchronization method and decoder
US4575761A (en) AFT arrangement for a double conversion tuner
US6392707B1 (en) Apparatus and method for maintaining synchronization of multiple delayed signals
US4993003A (en) Apparatus for updating time-of-day information in a signal
EP0572740B1 (en) Auxiliary video data slicer
EP1264475B1 (en) Method and apparatus for simultaneous recording and displaying two different video programs
KR100747668B1 (en) Video signal receiver including display synchronizing signal generation device and control method thereof
US6943844B2 (en) Adjusting pixel clock
US6487719B1 (en) Method and apparatus for monitoring TV channel selecting status
US4791488A (en) Line-locked clock signal generation system
US4962427A (en) TV receiver including multistandard OSD
KR101055089B1 (en) Digital Transmission Systems and Clock Playback Devices
JP4313852B2 (en) Video display device
DE69837502T2 (en) Transmitting VBI information in digital television data streams
JP4568777B2 (en) Bus interface device used in consumer digital devices
US4517586A (en) Digital television receiver with analog-to-digital converter having time multiplexed gain
US5666167A (en) Bias control apparatus for a data slicer in an auxiliary video information decoder

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION