Connect public, paid and private patent data with Google Patents Public Datasets

Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Download PDF

Info

Publication number
US20040232525A1
US20040232525A1 US10878225 US87822504A US2004232525A1 US 20040232525 A1 US20040232525 A1 US 20040232525A1 US 10878225 US10878225 US 10878225 US 87822504 A US87822504 A US 87822504A US 2004232525 A1 US2004232525 A1 US 2004232525A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
semiconductor
monocrystalline
compound
formed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10878225
Inventor
Jamal Ramdani
Ravindranath Droopad
Lyndee Hilt
Kurt Eisenbeiser
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Solutions Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01SDEVICES USING STIMULATED EMISSION
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/026Monolithically integrated components, e.g. waveguides, monitoring photo-detectors, drivers
    • H01S5/0261Non-optical elements, e.g. laser driver components, heaters
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL-GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/02433Crystal orientation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02469Group 12/16 materials
    • H01L21/02472Oxides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • H01L21/02507Alternating layers, e.g. superlattice
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02513Microstructure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/02543Phosphides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/02546Arsenides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8252Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8258Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using a combination of technologies covered by H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252, H01L21/8254 or H01L21/8256
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0605Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02557Sulfides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/0256Selenides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31691Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/16Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of group III and group V of the periodic system
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01SDEVICES USING STIMULATED EMISSION
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/0206Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/021Silicon based substrates

Abstract

High quality epitaxial layers of compound semiconductor materials can be grown overlying large silicon wafers by first growing an accommodating buffer layer on a silicon wafer. The accommodating buffer layer is a layer of monocrystalline oxide spaced apart from the silicon wafer by an amorphous interface layer of silicon oxide. The amorphous interface layer dissipates strain and permits the growth of a high quality monocrystalline oxide accommodating buffer layer. The accommodating buffer layer is lattice matched to both the underlying silicon wafer and the overlying monocrystalline compound semiconductor layer. Any lattice mismatch between the accommodating buffer layer and the underlying silicon substrate is taken care of by the amorphous interface layer.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • [0001]
    The present application is related to U.S. patent application Ser. Nos. 09/273,929 entitled “Method for Fabricating a Semiconductor Structure Having a Crystalline Alkaline Earth Metal Oxide Interface with Silicon,” filed 22 Mar. 1999, U.S. patent application Ser. Nos. 09/274,268 entitled “Semiconductor Structure Having a Crystalline Alkaline Earth Metal Oxide Interface with Silicon,” filed 22 Mar. 1999, and (Attorney Reference No. SC10903TP) entitled “Semiconductor Substrate and Method for Preparing the Same,” filed concurrently herewith, all of which are assigned to the current assignee hereof.
  • FIELD OF THE INVENTION
  • [0002]
    This invention relates generally to semiconductor structures and devices and to a method for their fabrication, and more specifically to compound semiconductor structures and devices and to the fabrication and use of semiconductor structures, devices, and integrated circuits that include a monocrystalline compound semiconductor material.
  • BACKGROUND OF THE INVENTION
  • [0003]
    The vast majority of semiconductor discrete devices and integrated circuits are fabricated from silicon, at least in part because of the availability of inexpensive, high quality monocrystalline silicon substrates. Other semiconductor materials, such as the so called compound semiconductor materials, have physical attributes, including wider bandgap and/or higher mobility than silicon, or direct bandgaps that makes these materials advantageous for certain types of semiconductor devices. Unfortunately, compound semiconductor materials are generally much more expensive than silicon and are not available in large wafers as is silicon. Gallium arsenide (GaAs), the most readily available compound semiconductor material, is available in wafers only up to about 150 millimeters (mm) in diameter. In contrast, silicon wafers are available up to about 300 mm and are widely available at 200 mm. The 150 mm GaAs wafers are many times more expensive than are their silicon counterparts. Wafers of other compound semiconductor materials are even less available and are more expensive than GaAs.
  • [0004]
    Because of the desirable characteristics of compound semiconductor materials, and because of their present generally high cost and low availability in bulk form, for many years attempts have been made to grow thin films of the compound semiconductor materials on a foreign substrate. To achieve optimal characteristics of the compound semiconductor material, however, a monocrystalline film of high crystalline quality is desired. Attempts have been made, for example, to grow layers of a monocrystalline compound semiconductor material on germanium, silicon, and various insulators. These attempts have generally been unsuccessful because lattice mismatches between the host crystal and the grown crystal have caused the resulting thin film of compound semiconductor material to be of low crystalline quality.
  • [0005]
    If a large area thin film of high quality monocrystalline compound semiconductor material was available at low cost, a variety of semiconductor devices could advantageously be fabricated in that film at a low cost compared to the cost of fabricating such devices on a bulk wafer of compound semiconductor material or in an epitaxial film of such material on a bulk wafer of compound semiconductor material. In addition, if a thin film of high quality monocrystalline compound semiconductor material could be realized on a bulk wafer such as a silicon wafer, an integrated device structure could be achieved that took advantage of the best properties of both the silicon and the compound semiconductor material.
  • [0006]
    Accordingly, a need exists for a semiconductor structure that provides a high quality monocrystalline compound semiconductor film over another monocrystalline material and for a process for making such a structure.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0007]
    The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:
  • [0008]
    [0008]FIGS. 1, 2, 4, 5 illustrate schematically, in cross section, device structures in accordance with various embodiments of the invention;
  • [0009]
    [0009]FIG. 3 illustrates graphically the relationship between maximum attainable film thickness and lattice mismatch between a host crystal and a grown crystalline overlayer;
  • [0010]
    [0010]FIG. 6 includes an illustration of a block diagram of a portion of a communicating device;
  • [0011]
    [0011]FIGS. 7-11 include illustrations of cross-sectional views of a portion of an integrated circuit that includes a compound semiconductor portion, a bipolar portion, and an MOS portion; and
  • [0012]
    [0012]FIGS. 12-18 includes illustrations of cross-sectional views of a portion of another integrated circuit that includes a semiconductor laser and an MOS transistor.
  • [0013]
    Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.
  • DETAILED DESCRIPTION OF THE DRAWINGS
  • [0014]
    [0014]FIG. 1 illustrates schematically, in cross section, a portion of a semiconductor structure 20 in accordance with an embodiment of the invention. Semiconductor structure 20 includes a monocrystalline substrate 22, accommodating buffer layer 24 comprising a monocrystalline material, and a layer 26 of a monocrystalline compound semiconductor material. In this context, the term “monocrystalline” shall have the meaning commonly used within the semiconductor industry. The term shall refer to materials that are a single crystal or that are substantially a single crystal and shall include those materials having a relatively small number of defects such as dislocations and the like as are commonly found in substrates of silicon or germanium or mixtures of silicon and germanium and epitaxial layers of such materials commonly found in the semiconductor industry.
  • [0015]
    In accordance with one embodiment of the invention, structure 20 also includes an amorphous intermediate layer 28 positioned between substrate 22 and accommodating buffer layer 24. Structure 20 may also include a template layer 30 between the accommodating buffer layer and compound semiconductor layer 26. As will be explained more fully below, the template layer helps to initiate the growth of the compound semiconductor layer on the accommodating buffer layer. The amorphous intermediate layer helps to relieve the strain in the accommodating buffer layer and by doing so, aids in the growth of a high crystalline quality accommodating buffer layer.
  • [0016]
    Substrate 22, in accordance with an embodiment of the invention, is a monocrystalline semiconductor wafer, preferably of large diameter. The wafer can be of a material from Group IV of the periodic table, and preferably a material from Group IVA. Examples of Group IV semiconductor materials include silicon, germanium, mixed silicon and germanium, mixed silicon and carbon, mixed silicon, germanium and carbon, and the like. Preferably substrate 22 is a wafer containing silicon or germanium, and most preferably is a high quality monocrystalline silicon wafer as used in the semiconductor industry. Accommodating buffer layer 24 is preferably a monocrystalline oxide or nitride material epitaxially grown on the underlying substrate. In accordance with one embodiment of the invention, amorphous intermediate layer 28 is grown on substrate 22 at the interface between substrate 22 and the growing accommodating buffer layer by the oxidation of substrate 22 during the growth of layer 24. The amorphous intermediate layer serves to relieve strain that might otherwise occur in the monocrystalline accommodating buffer layer as a result of differences in the lattice constants of the substrate and the buffer layer. As used herein, lattice constants refers to the distance between atoms of a cell measured in the plane of the surface. If such strain is not relieved by the amorphous intermediate layer, the strain may cause defects in the crystalline structure of the accommodating buffer layer. Defects in the crystalline structure of the accommodating buffer layer, in turn, would make it difficult to achieve a high quality crystalline structure in monocrystalline compound semiconductor layer 26.
  • [0017]
    Accommodating buffer layer 24 is preferably a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying compound semiconductor material. For example, the material could be an oxide or nitride having a lattice structure matched to the substrate and to the subsequently applied semiconductor material. Materials that are suitable for the accommodating buffer layer include metal oxides such as the alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal ruthenates, alkaline earth metal niobates, alkaline earth metal vanadates, alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide. Additionally, various nitrides such as gallium nitride, aluminum nitride, and boron nitride may also be used for the accommodating buffer layer. Most of these materials are insulators, although strontium ruthenate, for example, is a conductor. Generally, these materials are metal oxides or metal nitrides, and more particularly, these metal oxide or nitrides typically include at least two different metallic elements. In some specific applications, the metal oxides or nitride may include three or more different metallic elements.
  • [0018]
    Amorphous interface layer 28 is preferably an oxide formed by the oxidation of the surface of substrate 22, and more preferably is composed of a silicon oxide. The thickness of layer 28 is sufficient to relieve strain attributed to mismatches between the lattice constants of substrate 22 and accommodating buffer layer 24. Typically, layer 28 has a thickness in the range of approximately 0.5-5 nm.
  • [0019]
    The compound semiconductor material of layer 26 can be selected, as needed for a particular semiconductor structure, from any of the Group 111A and VA elements (III-V semiconductor compounds), mixed III-V compounds, Group II (A or B) and VIA elements (II-VI semiconductor compounds), and mixed II-VI compounds. Examples include gallium arsenide (GaAs), gallium indium arsenide (GaInAs), gallium aluminum arsenide (GaAlAs), indium phosphide (InP), cadmium sulfide (CdS), cadmium mercury telluride (CdHgTe), zinc selenide (ZnSe), zinc sulfur selenide (ZnSSe), and the like. Suitable template materials chemically bond to the surface of the accommodating buffer layer 24 at selected sites and provide sites for the nucleation of the epitaxial growth of the subsequent compound semiconductor layer 26. Appropriate materials for template 30 are discussed below.
  • [0020]
    [0020]FIG. 2 illustrates, in cross section, a portion of a semiconductor structure 40 in accordance with a further embodiment of the invention. Structure 40 is similar to the previously described semiconductor structure 20 except that an additional buffer layer 32 is positioned between accommodating buffer layer 24 and layer of monocrystalline compound semiconductor material 26. Specifically, the additional buffer layer is positioned between the template layer 30 and the overlying layer of compound semiconductor material. The additional buffer layer, formed of a semiconductor or compound semiconductor material, serves to provide a lattice compensation when the lattice constant of the accommodating buffer layer cannot be adequately matched to the overlying monocrystalline compound semiconductor material layer.
  • [0021]
    The following non-limiting, illustrative examples illustrate various combinations of materials useful in structure 20 and structure 40 in accordance with various alternative embodiments of the invention. These examples are merely illustrative, and it is not intended that the invention be limited to these illustrative examples.
  • EXAMPLE 1
  • [0022]
    In accordance with one embodiment of the invention, monocrystalline substrate 22 is a silicon substrate oriented in the (100) direction. The silicon substrate can be, for example, a silicon substrate as is commonly used in making complementary metal oxide semiconductor (CMOS) integrated circuits having a diameter of about 200-300 mm. In accordance with this embodiment of the invention, accommodating buffer layer 24 is a monocrystalline layer of SrzBa1−zTiO3 where z ranges from 0 to 1 and the amorphous intermediate layer is a layer of silicon oxide (SiOx) formed at the interface between the silicon substrate and the accommodating buffer layer. The value of z is selected to obtain one or more lattice constants closely matched to corresponding lattice constants of the subsequently formed layer 26. The accommodating buffer layer can have a thickness of about 2 to about 100 nanometers (nm) and preferably has a thickness of about 10 nm. In general, it is desired to have an accommodating buffer layer thick enough to isolate the compound semiconductor layer from the substrate to obtain the desired electrical and optical properties. Layers thicker than 100 nm usually provide little additional benefit while increasing cost unnecessarily; however, thicker layers may be fabricated if needed. The amorphous intermediate layer of silicon oxide can have a thickness of about 0.5-5 nm, and preferably a thickness of about 1.5-2.5 nm.
  • [0023]
    In accordance with this embodiment of the invention, compound semiconductor material layer 26 is a layer of gallium arsenide (GaAs) or aluminum gallium arsenide (AlGaAs) having a thickness of about 1 nm to about 100 micrometers (μm) and preferably a thickness of about 0.5 μm to 10 μm. The thickness generally depends on the application for which the layer is being prepared. To facilitate the epitaxial growth of the gallium arsenide or aluminum gallium arsenide on the monocrystalline oxide, a template layer is formed by capping the oxide layer. The template layer is preferably 1-10 monolayers of Ti—As, Sr—O—As, Sr—Ga—O, or Sr—Al—O. By way of a preferred example, 1-2 monolayers of Ti—As or Sr—Ga—O have been shown to successfully grow GaAs layers.
  • EXAMPLE 2
  • [0024]
    In accordance with a further embodiment of the invention, monocrystalline substrate 22 is a silicon substrate as described above. The accommodating buffer layer is a monocrystalline oxide of strontium or barium zirconate or hafnate in a cubic or orthorhombic phase with an amorphous intermediate layer of silicon oxide formed at the interface between the silicon substrate and the accommodating buffer layer. The accommodating buffer layer can have a thickness of about 2-100 nm and preferably has a thickness of at least 5 nm to ensure adequate crystalline and surface quality and is formed of a monocrystalline SrZrO3, BaZrO3, SrHfO3, BaSnO3 or BaHfO3. For example, a monocrystalline oxide layer of BaZrO3 can grow at a temperature of about 700 degrees C. The lattice structure of the resulting crystalline oxide exhibits a 45 degree rotation with respect to the substrate silicon lattice structure.
  • [0025]
    An accommodating buffer layer formed of these zirconate or hafnate materials is suitable for the growth of compound semiconductor materials in the indium phosphide (InP) system. The compound semiconductor material can be, for example, indium phosphide (InP) or indium gallium arsenide (InGaAs) having a thickness of about 1.0 nm to 10 μm. A suitable template for this structure is 1-10 monolayers of zirconium-arsenic (Zr—As), zirconium-phosphorus (Zr—P), hafnium-arsenic (Hf—As), hafnium-phosphorus (Hf—P), strontium-oxygen-arsenic (Sr—O—As), strontium-oxygen-phosphorus (Sr—O—P), barium-oxygen—arsenic (Ba—O—As), indium-strontium-oxygen (In—Sr—O), or barium-oxygen-phosphorus (Ba—O—P), and preferably 1-2 monolayers of one of these materials. By way of an example, for a barium zirconate accommodating buffer layer, the surface is terminated with 1-2 monolayers of zirconium followed by deposition of 1-2 monolayers of arsenic to form a Zr—As template. A monocrystalline layer of the compound semiconductor material from the indium phosphide system is then grown on the template layer. The resulting lattice structure of the compound semiconductor material exhibits a 45 degree rotation with respect to the accommodating buffer layer lattice structure and a lattice mismatch to (100) InP of less than 2.5%, and preferably less than about 1.0%.
  • EXAMPLE 3
  • [0026]
    In accordance with a further embodiment of the invention, a structure is provided that is suitable for the growth of an epitaxial film of a II-VI material overlying a silicon substrate. The substrate is preferably a silicon wafer as described above. A suitable accommodating buffer layer material is SrxBa1−xTiO3, where x ranges from 0 to 1, having a thickness of about 2-100 nm and preferably a thickness of about 5-15 nm. The II-VI compound semiconductor material can be, for example, zinc selenide (ZnSe) or zinc sulfur selenide (ZnSSe). A suitable template for this material system includes 1-10 monolayers of zinc-oxygen (Zn—O) followed by 1-2 monolayers of an excess of zinc followed by the selenidation of zinc on the surface. Alternatively, a template can be, for example, strontium-sulfur (Sr—S) followed by the ZnSeS.
  • EXAMPLE 4
  • [0027]
    This embodiment of the invention is an example of structure 40 illustrated in FIG. 2. Substrate 22, monocrystalline oxide layer 24, and monocrystalline compound semiconductor material layer 26 can be similar to those described in example 1. In addition, an additional buffer layer 32 serves to alleviate any strains that might result from a mismatch of the crystal lattice of the accommodating buffer layer and the lattice of the mcnocrystalline semiconductor material. Buffer layer 32 can be a gallium arsenide phosphide (GaAsxP1−x) or indium gallium phosphide (InyGa1−yP) strain compensated superlattice. In the gallium arsenide phosphide superlattice the value of x ranges from 0 to 1, and in the indium gallium phosphide superlattice the value of y ranges from 0 to 1. By so varying the value of x or y, as the case may be, the lattice constant is varied from bottom to top across the superlattice to create a match between lattice constants of the underlying oxide and the overlying compound semiconductor material. The superlattice can have a thickness of about 50-500 nm and preferably has a thickness of about 200-100 nm. The template for this structure can be the same of that described in example 1. Alternatively, the buffer layer can be a layer of monocrystalline germanium having a thickness of 1-50 nm and preferably having a thickness of about 2-20 nm. In using a germanium buffer layer, a template layer of either germanium-strontium (Ge—Sr) or germanium-titanium (Ge—Ti) having a thickness of about one monolayer can be used. The formation of the oxide layer is capped with either a monolayer of strontium or a monolayer of titanium to act as a nucleating site for the subsequent deposition of the monocrystalline germanium. The monolayer of strontium or titanium provides a nucleating site to which the first monolayer of germanium can bond.
  • EXAMPLE 5
  • [0028]
    This example also illustrates materials useful in a structure 40 as illustrated in FIG. 2. Substrate material 22, accommodating buffer layer 24, monocrystalline compound semiconductor material layer 26 and template layer 30 can be the same as those described above in example 2. In addition, a buffer layer 32 is inserted between the accommodating buffer layer and the overlying monocrystalline compound semiconductor material layer. The buffer layer, a further monocrystalline semiconductor material, can be, for example, a graded layer of indium gallium arsenide (InGaAs) in which the indium composition varies from 0 to about 47%. The buffer layer preferably has a thickness of about 10-30 nm. Varying the composition of the buffer layer from GaAs to InGaAs serves to provide a lattice match between the underlying monocrystalline oxide material and the overlying layer of monocrystalline compound semiconductor material. Such a buffer layer is especially advantageous if there is a lattice mismatch between accommodating buffer layer 24 and monocrystalline compound semiconductor material layer 26.
  • [0029]
    Referring again to FIGS. 1 and 2, substrate 22 is a monocrystalline substrate such as a monocrystalline silicon substrate. The crystalline structure of the monocrystalline substrate is characterized by a lattice constant and by a lattice orientation. In similar manner, accommodating buffer layer 24 is also a monocrystalline material and the lattice of that monocrystalline material is characterized by a lattice constant and a crystal orientation. The lattice constants of the accommodating buffer layer and the monocrystalline substrate must be closely matched or, alternatively, must be such that upon rotation of one crystal orientation with respect to the other crystal orientation, a substantial match in lattice constants is achieved. In this context the terms “substantially equal” and “substantially matched” mean that there is sufficient similarity between the lattice constants to permit the growth of a high quality crystalline layer on the underlying layer.
  • [0030]
    [0030]FIG. 3 illustrates graphically the relationship of the achievable thickness of a grown crystal layer of high crystalline quality as a function of the mismatch between the lattice constants of the host crystal and the grown crystal. Curve 42 illustrates the boundary of high crystalline quality material. The area to the right of curve 42 represents layers that tend to be polycrystalline. With no lattice mismatch, it is theoretically possible to grow an infinitely thick, high quality epitaxial layer on the host crystal. As the mismatch in lattice constants increases, the thickness of achievable, high quality crystalline layer decreases rapidly. As a reference point, for example, if the lattice constants between the host crystal and the grown layer are mismatched by more than about 2%, monocrystalline epitaxial layers in excess of about 20 nm cannot be achieved.
  • [0031]
    In accordance with one embodiment of the invention, substrate 22 is a (100) or (111) oriented monocrystalline silicon wafer and accommodating buffer layer 24 is a layer of strontium barium titanate. Substantial matching of lattice constants between these two materials is achieved by rotating the crystal orientation of the titanate material by 45° with respect to the crystal orientation of the silicon substrate wafer. The inclusion in the structure of amorphous interface layer 24, a silicon oxide layer in this example, serves to reduce strain in the titanate monocrystalline layer that might result from any mismatch in the lattice constants of the host silicon wafer and the grown titanate layer. As a result, in accordance with an embodiment of the invention, a high quality, thick, monocrystalline titanate layer is achievable.
  • [0032]
    Still referring to FIGS. 1 and 2, layer 26 is a layer of epitaxially grown monocrystalline compound semiconductor material and that crystalline material is also characterized by a crystal lattice constant and a crystal orientation. To achieve high crystalline quality in this epitaxially grown layer, the accommodating buffer layer must be of high crystalline quality. In addition, in order to achieve high crystalline quality in layer 26, substantial matching between the crystal lattice constant of the host crystal, in this case, the monocrystalline accommodating buffer layer, and the grown crystal is desired. With properly selected materials this substantial matching of lattice constants is achieved as a result of rotation of the crystal orientation of the grown crystal with respect to the orientation of the host crystal. If the grown crystal is gallium arsenide, aluminum gallium arsenide, zinc selenide, or zinc sulfur selenide and the accommodating buffer layer is monocrystalline SrxBa1−xTiO3, substantial matching of crystal lattice constants of the two materials is achieved, wherein the crystal orientation of the grown layer is rotated by 45° with respect to the orientation of the host monocrystalline oxide. Similarly, if the host material is a strontium or barium zirconate or a strontium or barium hafnate or barium tin oxide and the compound semiconductor layer is indium phosphide or gallium indium arsenide or aluminum indium arsenide, substantial matching of crystal lattice constants can be achieved by rotating the orientation of the grown crystal layer by 45° with respect to the host oxide crystal. In some instances, a crystalline semiconductor buffer layer between the host oxide and the grown compound semiconductor layer can be used to reduce strain in the grown monocrystalline compound semiconductor layer that might result from small differences in lattice constants. Better crystalline quality in the grown monocrystalline compound semiconductor layer can thereby be achieved.
  • [0033]
    The following example illustrates a process, in accordance with one embodiment of the invention, for fabricating a semiconductor structure such as the structures depicted in FIGS. 1 and 2. The process starts by providing a monocrystalline semiconductor substrate comprising silicon or germanium. In accordance with a preferred embodiment of the invention, the semiconductor substrate is a silicon wafer having a (100) orientation. The substrate is preferably oriented on axis or, at most, about 0.5° off axis. At least a portion of the semiconductor substrate has a bare surface, although other portions of the substrate, as described below, may encompass other structures. The term “bare” in this context means that the surface in the portion of the substrate has been cleaned to remove any oxides, contaminants, or other foreign material. As is well known, bare silicon is highly reactive and readily forms a native oxide. The term “bare” is intended to encompass such a native oxide. A thin silicon oxide may also be intentionally grown on the semiconductor substrate, although such a grown oxide is not essential to the process in accordance with the invention. In order to epitaxially grow a monocrystalline oxide layer overlying the monocrystalline substrate, the native oxide layer must first be removed to expose the crystalline structure of the underlying substrate. The following process is preferably carried out by molecular beam epitaxy (MBE). The native oxide can be removed by first thermally depositing a thin layer of strontium in an MBE apparatus. The substrate is then heated to a temperature of about 750° C. to cause the strontium to react with the native silicon oxide layer. The strontium serves to reduce the silicon oxide to leave a silicon oxide-free surface. The resultant surface, which exhibits an ordered 2×1 structure, includes strontium, oxygen, and silicon. The ordered 2×1 structure forms a template for the ordered growth of an overlying-layer of a monocrystalline oxide. The template provides the necessary chemical and physical properties to nucleate the crystalline growth of an overlying layer.
  • [0034]
    In accordance with an alternate embodiment of the invention, the native silicon oxide can be converted and the substrate surface can be prepared for the growth of a monocrystalline oxide layer by depositing strontium oxide onto the substrate surface by MBE at a low temperature and by subsequently heating the structure to a temperature of about 750° C. At this temperature a solid state reaction takes place between the strontium oxide and the native silicon oxide causing the reduction of the native silicon oxide and leaving an ordered 2×1 structure with strontium, oxygen, and silicon remaining on the substrate surface. Again, this forms a template for the subsequent growth of an ordered monocrystalline oxide layer.
  • [0035]
    Following the removal of the silicon oxide from the surface of the substrate, in accordance with one embodiment of the invention, the substrate is cooled to a temperature in the range of about 400-600° C. and a layer of strontium titanate is grown on the template layer by molecular beam epitaxy. The MBE process is initiated by opening shutters in the MBE apparatus to expose strontium, titanium and oxygen sources. The ratio of strontium and titanium is approximately 1:1. The partial pressure of oxygen is initially set at a minimum value to grow stochiometric strontium titanate at a growth rate of about 0.3-0.5 nm per minute. After initiating growth of the strontium titanate, the partial pressure of oxygen is increased above the initial minimum value. The overpressure of oxygen causes the growth of an amorphous silicon oxide layer at the interface between the underlying substrate and the growing strontium titanate layer. The growth of the silicon oxide layer results from the diffusion of oxygen through the growing strontium titanate layer to the interface where the oxygen reacts with silicon at the surface of the underlying substrate. The strontium titanate grows as an ordered monocrystal with the crystalline orientation rotated by 45° with respect to the ordered 2×1 crystalline structure of the underlying substrate. Strain that otherwise might exist in the strontium titanate layer because of the small mismatch in lattice constant between the silicon substrate and the growing crystal is relieved in the amorphous silicon oxide intermediate layer.
  • [0036]
    After the strontium titanate layer has been grown to the desired thickness, the monocrystalline strontium titanate is capped by a template layer that is conducive to the subsequent growth of an epitaxial layer of a desired compound semiconductor material. For the subsequent growth of a layer of gallium arsenide, the MBE growth of the strontium titanate monocrystalline layer can be capped by terminating the growth with 1-2 monolayers of titanium, 1-2 monolayers of titanium-oxygen or with 1-2 monolayers of strontium-oxygen. Following the formation of this capping layer, arsenic is deposited to form a Ti—As bond, a Ti—O—As bond or a Sr—O—As Any of these form an appropriate template for deposition and formation of a gallium arsenide monocrystalline layer. Following the formation of the template, gallium is introduced to the reaction with the arsenic and gallium arsenide forms. Alternatively, gallium can be deposited on the capping layer to form a Sr—O—Ga bond, and arsenic is introduced with the gallium to form the GaAs.
  • [0037]
    The structure illustrated in FIG. 2 can be formed by the process discussed above with the addition of an additional buffer layer deposition step. The buffer layer is formed overlying the template layer before the deposition of the monocrystalline compound semiconductor layer. If the buffer layer is a compound semiconductor superlattice, such a superlattice can be deposited, by MBE for example, on the template described above. If instead the buffer layer is a layer of germanium, the process above is modified to cap the strontium titanate monocrystalline layer with a final layer of either strontium or titanium and then by depositing germanium to react with the strontium or titanium. The germanium buffer layer can then be deposited directly on this template.
  • [0038]
    The process described above illustrates a process for forming a semiconductor structure including a silicon substrate, a monocrystalline strontium titanate accommodating buffer layer, and a monocrystalline gallium arsenide compound semiconductor layer by the process of molecular beam epitaxy. The process can also be carried out by the process of chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), migration enhanced epitaxy (MEE), atomic layer epitaxy (ALE), or the like. Further, by a similar process, other monocrystalline accommodating buffer layers such as alkaline earth metal titanates, zirconates, hafnates, tantalates, vanadates, ruthenates, and niobates, alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide can also be grown. Further, by a similar process such as MBE, other III-V and II-VI monocrystalline compound semiconductor layers can be deposited overlying the monocrystalline oxide accommodating buffer layer.
  • [0039]
    Each of the variations of compound semiconductor materials and monocrystalline oxide accommodating buffer layer uses an appropriate template for initiating the grown of the compound semiconductor layer. For example, if the accommodating buffer layer is alkaline earth metal zirconate, the oxide can be capped by a thin layer of zirconium. The deposition of zirconium can be followed by the deposition of arsenic or phosphorus to react with the zirconium as a precursor to depositing indium gallium arsenide, indium aluminum arsenide, or indium phosphide respectively. Similarly, if the monocrystalline oxide accommodating buffer layer is an alkaline earth metal hafnate, the oxide layer can be capped by a thin layer of hafnium. The deposition of hafnium is followed by the deposition of arsenic or phosphorous to react with the hafnium as a precursor to the growth of an indium gallium arsenide, indium aluminum arsenide, or indium phosphide layer, respectively. In a similar manner, strontium titanate can be capped with a layer of strontium or strontium and oxygen and barium titanate can be capped with a layer of barium or barium and oxygen. Each of these depositions can be followed by the deposition of arsenic or phosphorus to react with the capping material to form a template for the deposition of a compound semiconductor material layer comprising indium gallium arsenide, indium aluminum arsenide, or indium phosphide.
  • [0040]
    [0040]FIG. 4 illustrates schematically, in cross section, a device structure 50 in accordance with a further embodiment of the invention. Device structure 50 includes a monocrystalline semiconductor substrate 52, preferably a monocrystalline silicon wafer. Monocrystalline semiconductor substrate 52 includes two regions 53 and 54. An electrical semiconductor component generally indicated by the dashed line 56 is formed in region 53. Electrical component 56 can be a resistor, a capacitor, an active semiconductor component such as a diode or a transistor or an integrated circuit such as a CMOS integrated circuit. For example, electrical semiconductor component 56 can be a CMOS integrated circuit configured to perform digital signal processing or another function for which silicon integrated circuits are well suited. The electrical semiconductor component in region 53 can be formed by conventional semiconductor processing as well known and widely practiced in the semiconductor industry. A layer of insulating material 58 such as a layer of silicon dioxide or the like may overlie electrical semiconductor component 56.
  • [0041]
    Insulating material 58 and any other layers that may have been formed or deposited during the processing of semiconductor component 56 in region 53 are removed from the surface of region 54 to provide a bare silicon surface in that region. As is well known, bare silicon surfaces are highly reactive and a native silicon oxide layer can quickly form on the bare surface. A layer of barium or barium and oxygen is deposited onto the native oxide layer on the surface of region 54 and is reacted with the oxidized surface to form a first template layer (not shown). In accordance with one embodiment of the invention a monocrystalline oxide layer 60 is formed overlying the template layer by a process of molecular beam epitaxy. Reactants including barium, titanium and oxygen are deposited onto the template layer to form the monocrystalline oxide layer. Initially during the deposition the partial pressure of oxygen is kept near the minimum necessary to fully react with the barium and titanium to form monocrystalline barium titanate layer 60. The partial pressure of oxygen is then increased to provide an overpressure of oxygen and to allow oxygen to diffuse through the growing monocrystalline oxide layer. The oxygen diffusing through the barium titanate reacts with silicon at the surface of region 54 to form an amorphous layer 62 of silicon oxide on the second region and at the interface between the silicon substrate and the monocrystalline oxide.
  • [0042]
    In accordance with an embodiment of the invention, the step of depositing monocrystalline oxide layer 60 is terminated by depositing a second template layer 64 which can be 1-10 monolayers of titanium, barium, barium and oxygen, or titanium and oxygen. A layer 66 of a monocrystalline compound semiconductor material is then deposited overlying the second template layer by a process of molecular beam epitaxy. The deposition of layer 66 is initiated by depositing a layer of arsenic onto the template. This initial step is followed by depositing gallium and arsenic to form monocrystalline gallium arsenide. Alternatively, strontium can be substituted for barium in the above example.
  • [0043]
    In accordance with a further embodiment of the invention, a semiconductor component, generally indicated by a dashed line 68 is formed in compound semiconductor layer 66. Semiconductor component 68 can be formed by processing steps conventionally used in the fabrication of gallium arsenide or other III-V compound semiconductor material devices. Semiconductor component 68 can be any active or passive component, and preferably is a semiconductor laser, light emitting diode, photodetector, heterojunction bipolar transistor (HBT), high frequency MESFET, or other component that utilizes and takes advantage of the physical properties of compound semiconductor materials. A metallic conductor schematically indicated by the line 70 can be formed to electrically couple device 68 and device 56, thus implementing an integrated device that includes at least one component formed in the silicon substrate and one device formed in the monocrystalline compound semiconductor material layer. Although illustrative structure 50 has been described as a structure formed on a silicon substrate 52 and having a barium (or strontium) titanate layer 60 and a gallium arsenide layer 66, similar devices can be fabricated using other substrates, monocrystalline oxide layers and other compound semiconductor layers as described elsewhere in this disclosure.
  • [0044]
    [0044]FIG. 5 illustrates a semiconductor structure 72 in accordance with a further embodiment of the invention. Structure 72 includes a monocrystalline semiconductor substrate 74 such as a monocrystalline silicon wafer that includes a region 75 and a region 76. An electrical component schematically illustrated by the dashed line 78 is formed in region 75 using conventional silicon device processing techniques commonly used in the semiconductor industry. Using process steps similar to those described above, a monocrystalline oxide layer 80 and an intermediate amorphous silicon oxide layer 82 are formed overlying region 76 of substrate 74. A template layer 84 and subsequently a monocrystalline semiconductor layer 86 are formed overlying monocrystalline oxide layer 80. In accordance with a further embodiment of the invention, an additional monocrystalline oxide layer 88 is formed overlying layer 86 by process steps similar to those used to form layer 80, and an additional monocrystalline semiconductor layer 90 is formed overlying monocrystalline oxide layer 88 by process steps similar to those used to form layer 86. In accordance with one embodiment of the invention, at least one of layers 86 and 90 are formed from a compound semiconductor material.
  • [0045]
    A semiconductor component generally indicated by a dashed line 92 is formed at least partially in monocrystalline semiconductor layer 86. In accordance with one embodiment of the invention, semiconductor component 92 may include a field effect transistor having a gate dielectric formed, in part, by monocrystalline oxide layer 88. In addition, monocrystalline semiconductor layer 92 can be used to implement the gate electrode of that field effect transistor. In accordance with one embodiment of the invention, monocrystalline semiconductor layer 86 is formed from a group III-V compound and semiconductor component 92 is a radio frequency amplifier that takes advantage of the high mobility characteristic of group III-V component materials. In accordance with yet a further embodiment of the invention, an electrical interconnection schematically illustrated by the line 94 electrically interconnects component 78 and component 92. Structure 72 thus integrates components that take advantage of the unique properties of the two monocrystalline semiconductor materials.
  • [0046]
    By way of more specific examples, other integrated circuits and systems are illustrated in FIGS. 6-18. FIG. 6 includes a simplified block diagram illustrating a portion of a communicating device 100 having a signal transceiving means 101, an integrated circuit 102, an output unit 103, and an input unit 104. Examples of the signal transceiving means include an antenna, a modem, or any other means by which information or data can be sent either to or from an external unit. As used herein, transceiving is used to denote that the signal transceiving means may be capable of only receiving, only transmitting, or both receiving and transmitting signals from or to the communicating device. The output unit 103 can include a display, a monitor, a speaker, or the like. The input unit can include a microphone, a keyboard, or the like. Note that in alternative embodiments the output unit 103 and input unit 104 could be replaced by a single unit such as a memory, or the like. The memory can include random access memory or nonvolatile memory, such as a hard disk, a flash memory card or module, or the like.
  • [0047]
    An integrated circuit is generally a combination of at least two circuit elements (erg., transistors, diodes, resistors, capacitors, and the like) inseparably associated on or within a continuous substrate. The integrated circuit 102 includes a compound semiconductor portion 1022, a bipolar portion 1024, and an MOS portion 1026. The compound semiconductor portion 1022 includes electrical components that are formed at least partially within a compound semiconductor material. Transistors and other electrical components within the compound semiconductor portion 1022 are capable of processing signals at radio frequencies of at least approximately 0.8 GHz. In other embodiments, the signals could be at lower or higher frequencies. For example, some materials, such as indium gallium arsenide, are capable of processing signals at radio frequency signals at approximately 27 GHz.
  • [0048]
    The compound semiconductor portion 1022 further includes a duplexer 10222, a radio frequency-to-baseband converter 10224 (demodulating means or demodulating circuit), baseband-to-radio frequency converter 10226 (modulating means or modulating circuit), a power amplifier 10228, and an isolator 10229. The bipolar portion 1024 and the MOS portion 1026 typically are formed in a Group IV semiconductive material. The bipolar portion 1024 includes a receiving amplifier 10242, an analog-to-digital converter 10244, a digital-to-analog converter 10246, and a transmitting amplifier 10248. The MOS portion 1026 includes a digital signal processing means 10262. An example of such means includes any one of the commonly available DSP cores available in the market, such as the Motorola DSP 566xx (from Motorola, Incorporated of Schaumburg, Ill.) and Texas Instruments TMS 320C54x (from Texas Instruments of Dallas, Tex.) families of digital signal processors. This digital signal processing means 10262 typically includes complementary MOS (CMOS) transistors and analog-to-digital and digital-to-analog converters. Clearly, other electrical components are present in the integrated circuit 102.
  • [0049]
    In one mode of operation, the communicating device 100 receives a signal from an antenna, which is part of the signal transceiving means 101. The signal passes through the duplexer 10227 to the radio frequency-to-baseband converter 10224. The analog data or other information is amplified by receiving amplifier 10224 and transmitted to the digital signal processing means 10262. After the digital signal processing means 10262 has processed the information or other data, the processed information or other data is transmitted to the output unit 103. If the communicating device is a pager, the output unit can be a display. If the communicating device is a cellular telephone, the output unit 103 can include a speaker, a display, or both.
  • [0050]
    Data or other information can be sent through the communicating device 100 in the opposite direction. The data or other information will come in through the input unit 104. In a cellular telephone, this could include a microphone or a keypad. The information or other data is then processed using the digital signal processing means 10262. After processing, the signal is then converted using the digital-to-analog converter 10246. The converted signal is amplified by the transmitting amplifier 10248. The amplified signal is modulated by the baseband-to-radio frequency converter 10226 and further amplified by power amplifier 10228. The amplified RF signal passes through the isolator 10229 and duplexer 10222 to the antenna.
  • [0051]
    Prior art embodiments of the communicating device 100 would have at least two separate integrated circuits: one for the compound semiconductor portion 1022 and one for the MOS portion 1026. The bipolar portion 1024 may be on the same integrated circuit as the MOS portion 1026 or could be on still another integrated circuit. With an embodiment of the present invention, all three portions can now be formed within a single integrated circuit. Because all of the transistors can reside on a single integrated circuit, the communicating device can be greatly miniaturized and allow for greater portability of a communicating device.
  • [0052]
    Attention is now directed to a method for forming exemplary portions of the integrated circuit 102 as illustrated in FIGS. 7-11. In FIG. 7, a p-type doped, monocrystalline silicon substrate 110 is provided having a compound semiconductor portion 1022, a bipolar portion 1024, and an MOS portion 1026. Within the bipolar portion, the monocrystalline silicon substrate is doped to form an N+ buried region 1102. A lightly p-type doped epitaxial monocrystalline silicon layer 1104 is then formed over the buried region 1102 and the substrate 110. A doping step is then performed to create a lightly n-type doped drift region 1117 above the N+ buried region 1102. The doping step converts the dopant type of the lightly p-type epitaxial layer within a section of the bipolar region 1024 to a lightly n-type monocrystalline silicon region. A field isolation region 1106 is then formed between the bipolar portion 1024 and the MOS portion 1026. A gate dielectric layer 1110 is formed over a portion of the epitaxial layer 1104 within MOS portion 1026, and the gate electrode 1112 is then formed over the gate dielectric layer 1110. Sidewall spacers 1115 are formed along vertical sides of the gate electrode 1112 and gate dielectric layer 1110.
  • [0053]
    A p-type dopant is introduced into the drift region 1117 to form an active or intrinsic base region 1114. An n-type, deep collector region 1108 is then formed within the bipolar portion 1024 to allow electrical connection to the buried region 1102. Selective n-type doping is performed to form N+ doped regions 1116 and the emitter region 1120. N+ doped regions 1116 are formed within layer 1104 along adjacent sides of the gate electrode 1112 and are source, drain, or source/drain regions for the MOS transistor. The N+ doped regions 1116 and emitter region 1120 have a doping concentration of at least 1E19 atoms per cubic centimeter to allow ohmic contacts to be formed. A p-type doped region is formed to create the inactive or extrinsic base region 1118 which is a P+ doped region (doping concentration of at least 1E19 atoms per cubic centimeter).
  • [0054]
    In the embodiment described, several processing steps have been performed but are not illustrated or further described, such as the formation of well regions, threshold adjusting implants, channel punchthrough prevention implants, field punchthrough prevention implants, as well as a variety of masking layers. The formation of the device up to this point in the process is performed using conventional steps. As illustrated, a standard N-channel MOS transistor has been formed within the MOS region 1026, and a vertical NPN bipolar transistor has been formed within the bipolar portion 1024. As of this point, no circuitry has been formed within the compound semiconductor portion 1022.
  • [0055]
    All of the layers that have been formed during the processing of the bipolar and MOS portions of the integrated circuit are now removed from the surface of compound semiconductor portion 1022. A bare silicon surface is thus provided for the subsequent processing of this portion, for example in the manner set forth above.
  • [0056]
    An accommodating buffer layer 124 is then formed over the substrate 110 as illustrated in FIG. 8. The accommodating buffer layer will form as a monocrystalline layer over the properly prepared (i.e., having the appropriate template layer) bare silicon surface in portion 1022. The portion of layer 124 that forms over portions 1024 and 1026, however, may be polycrystalline or amorphous because it is formed over a material that is not monocrystalline, and therefore, does not nucleate monocrystalline growth. The accommodating buffer layer 124 typically is a monocrystalline metal oxide or nitride layer and typically has a thickness in a range of approximately 2-100 nanometers. In one particular embodiment, the accommodating buffer layer is approximately 5-15 nm thick. During the formation of the accommodating buffer layer, an amorphous intermediate layer 122 is formed along the uppermost silicon surfaces of the integrated circuit 102. This amorphous intermediate layer 122 typically includes an oxide of silicon and has a thickness and range of approximately 1-5 nm. In one particular embodiment, the thickness is approximately 2 nm. Following the formation of the accommodating buffer layer 124 and the amorphous intermediate layer 122, a template layer 126 is then formed and has a thickness in a range of approximately one to ten monolayers of a material. In one particular embodiment, the material includes titanium-arsenic, strontium-oxygen-arsenic, or other similar materials as previously described with respect to FIGS. 1-5.
  • [0057]
    A monocrystalline compound semiconductor layer 132 is then epitaxially grown overlying the monocrystalline portion of accommodating buffer layer 124 as shown in FIG. 9. The portion of layer 132 that is grown over portions of layer 124 that are not monocrystalline may be polycrystalline or amorphous. The monocrystalline compound semiconductor layer can be formed by a number of methods and typically includes a material such as gallium arsenide, aluminum gallium arsenide, indium phosphide, or other compounds semiconductor materials as previously mentioned. The thickness of the layer is in a range of approximately 1-5,000 nm, and more preferably 100-500 nm. In this particular embodiment, each of the elements within the template layer are also present in the accommodating buffer layer 124, the monocrystalline compound semiconductor material 132, or both. Therefore, the delineation between the template layer 126 and its two immediately adjacent layers disappears during processing. Therefore, when a transmission electron microscopy (TEM) photograph is taken, an interface between the accommodating buffer layer 124 and the monocrystalline compound semiconductor layer 132 is seen.
  • [0058]
    At this point in time, sections of the compound semiconductor layer 132 and the accommodating buffer layer 124 are removed from portions overlying the bipolar portion 1024 and the MOS portion 1026 as shown in FIG. 10. After the section is removed, an insulating layer 142 is then formed over the substrate 110. The insulating layer 142 can include a number of materials such as oxides, nitrides, oxynitrides, low-k dielectrics, or the like. As used herein, low-k is a material having a dielectric constant no higher than approximately 3.5. After the insulating layer 142 has been deposited, it is then polished, removing portions of the insulating layer 142 that overlie monocrystalline compound semiconductor layer 132.
  • [0059]
    A transistor 144 is then formed within the monocrystalline compound semiconductor portion 1022. A gate electrode 148 is then formed on the monocrystalline compound semiconductor layer 132. Doped regions 146 are then formed within the monocrystalline compound semiconductor layer 132. In this embodiment, the transistor 144 is a metal-semiconductor field-effect transistor (MESFET). If the MESFET is an n-type MESFET, the doped regions 146 and monocrystalline compound semiconductor layer 132 are also n-type doped. If a p-type MESFET were to be formed, then the doped regions 146 and monocrystalline compound semiconductor layer 132 would have just the opposite doping type. The heavier doped (N) regions 146 allow ohmic contacts to be made to the monocrystalline compound semiconductor layer 132. At this point in time, the active devices within the integrated circuit have been formed. This particular embodiment includes an n-type MESFET, a vertical NPN bipolar transistor, and a planar n-channel MOS transistor. Many other types of transistors, including P-channel MOS transistors, p-type vertical bipolar transistors, p-type MESFETS, and combinations of vertical and planar transistors, can be used. Also, other electrical components, such as resistors, capacitors, diodes, and the like, may be formed in one or more of the portions 1022, 1024, and 1026.
  • [0060]
    Processing continues to form a substantially completed integrated circuit 102 as illustrated in FIG. 11. An insulating layer 152 is formed over the substrate 110. The insulating layer 152 may include an etch-stop or polish-stop region that is not illustrated in the FIG. 11. A second insulating layer 154 is then formed over the first insulating layer 152. Portions of layers 154, 152, 142, 124, and 122 are removed to define contact openings where the devices are to be interconnected. Interconnect trenches are formed within insulating layer 154 to provide the lateral connections between the contacts. As illustrated in FIG. 11, interconnect 1562 connects a source or drain region of the n-type MESFET within portion 1022 to the deep collector region 1108 of the NPN transistor within the bipolar portion 1024. The emitter region 1120 of the NPN transistor is connected to one of the doped regions 1116 of the n-channel MOS transistor within the MOS portion 1026. The other doped region 1116 is electrically connected to other portions of the integrated circuit that are not shown.
  • [0061]
    A passivation layer 156 is formed over the interconnects 1562, 1564, and 1566 and insulating layer 154. Other electrical connections are made to the transistors as illustrated as well as to other electrical or electronic components within the integrated circuit 102 but are not illustrated in the figures. Further, additional insulating layers and interconnects may be formed as necessary to form the proper interconnections between the various components within the integrated circuit 102.
  • [0062]
    As can be seen from the previous embodiment, active devices for both compound semiconductor and Group IV semiconductor materials can be integrated into a single integrated circuit. Because there is some difficulty in incorporating both bipolar transistors and MOS transistors within a same integrated circuit, it may be possible to move some of the components within bipolar portion into the compound semiconductor portion 1022 or the MOS portion 1024. More specifically, turning to the embodiment as described with respect to FIG. 6, the amplifiers 10248 and 10242 may be moved over to the compound semiconductor portion 1022, and the converters 10244 and 10246 can be moved over into the MOS portion 1026. Therefore, the requirement of special fabricating steps solely used for making a bipolar transistor can be eliminated. Therefore, there would only be a compound semiconductor portion and a MOS portion to the integrated circuit in still another embodiment, an integrated circuit can be formed such that it includes an optical laser in a compound semiconductor portion and an optical interconnect (waveguide) to an MOS transistor within a Group IV semiconductor region of the same integrated circuit. FIGS. 12-18 include illustrations of one embodiment.
  • [0063]
    [0063]FIG. 12 includes an illustration of a cross-section view of a portion of an integrated circuit 160 that includes a monocrystalline silicon wafer 161. An amorphous intermediate layer 162 and an accommodating buffer layer 164, similar to those previously described, have been formed over wafer 161. In this specific embodiment, the layers needed to form the optical laser will be formed first, followed by the layers-needed for the MOS transistor. In FIG. 12, the lower mirror layer 166 includes alternating layers of compound semiconductor materials. For example, the first, third, and fifth films within the optical laser may include a material such as gallium arsenide, and the second, fourth, and sixth films within the lower mirror layer 166 may include aluminum gallium arsenide or vice versa. Layer 168 includes the active region that will be used for photon generation. Upper mirror layer 170 is formed in a similar manner to the lower mirror layer 166 and includes alternating films of compound semiconductor materials. In one particular embodiment, the upper mirror layer 170 may be p-type doped compound semiconductor materials, and the lower mirror layer 166 may be n-type doped compound semiconductor materials.
  • [0064]
    Another accommodating buffer layer 172, similar to the accommodating buffer layer 164, is formed over the upper mirror layer 170. In an alternative embodiment, the accommodating buffer layers 164 and 172 may include different materials. However, their function is essentially the same in that each is used for making a transition between a compound semiconductor layer and a monocrystalline Group IV semiconductor layer. A monocrystalline Group IV semiconductor layer 174 is formed over the accommodating buffer layer 172. In one particular embodiment, the monocrystalline Group IV semiconductor layer 174 includes germanium, silicon germanium, silicon germanium carbide, or the like.
  • [0065]
    In FIG. 13, the MOS portion is processed to form electrical components within this upper monocrystalline Group IV semiconductor layer 174. As illustrated in FIG. 13, a field isolation region 171 is formed from a portion of layer 174. A gate dielectric layer 173 is formed over the layer 174, and a gate electrode 175 is formed over the gate dielectric layer 173. Doped regions 177 are source, drain, or source/drain regions for the transistor 181, as shown. Sidewall spacers 179 are formed adjacent to the vertical sides of the gate electrode 175. Other components can be made within at least a part of layer 174. These other components include other transistors (n-channel or p-channel), capacitors, transistors, diodes, and the like.
  • [0066]
    A monocrystalline Group IV semiconductor layer is epitaxially grown over one of the doped regions 177. An upper portion 184 is P+ doped, and a lower portion 182 remains substantially intrinsic (undoped) as illustrated in FIG. 13. The layer can be formed using a selective epitaxial process. In one embodiment, an insulating layer (not shown) is formed over the transistor 181 and the field isolation region 171. The insulating layer is patterned to define an opening that exposes one of the doped regions 177. At least initially, the selective epitaxial layer is formed without dopants. The entire selective epitaxial layer may be intrinsic, or a p-type dopant can be added near the end of the formation of the selective epitaxial layer. If the selective epitaxial layer is intrinsic, as formed, a doping step may be formed by implantation or by furnace doping. Regardless how the P+upper portion 184 is formed, the insulating layer is then removed to form the resulting structure shown in FIG. 13.
  • [0067]
    The next set of steps is performed to define the optical laser 180 as illustrated in FIG. 14. The field isolation region 171 and the accommodating buffer layer 172 are removed over the compound semiconductor portion of the integrated circuit. Additional steps are performed to define the upper mirror layer 170 and active layer 168 of the optical laser 180. The sides of the upper mirror layer 170 and active layer 168 are substantially coterminous.
  • [0068]
    Contacts 186 and 188 are formed for making electrical contact to the upper mirror layer 170 and the lower mirror layer 166, respectively, as shown in FIG. 14. Contact 186 has an annular shape to allow light (photons) to pass out of the upper mirror layer 170 into a subsequently formed optical waveguide.
  • [0069]
    An insulating layer 190 is then formed and patterned to define optical openings extending to the contact layer 186 and one of the doped regions 177 as shown in FIG. 15. The insulating material can be any number of different materials, including an oxide, nitride, oxynitride, low-k dielectric, or any combination thereof. After defining the openings 192, a higher refractive index material 202 is then formed within the openings to fill them and to deposit the layer over the insulating layer 190 as illustrated in FIG. 16. With respect to the higher refractive index material 202, “higher” is in relation to the material of the insulating layer 190 (i.e., material 202 has a higher refractive index compared to the insulating layer 190). Optionally, a relatively thin lower refractive index film (not shown) could be formed before forming the higher refractive index material 202. A hard mask layer 204 is then formed over the high refractive index layer 202. Portions of the hard mask layer 204, and high refractive index layer 202 are removed from portions overlying the opening and to areas closer to the sides of FIG. 16.
  • [0070]
    The balance of the formation of the optical waveguide, which is an optical interconnect, is completed as illustrated in FIG. 17. A deposition procedure (possibly a dep-etch process) is performed to effectively create sidewalls sections 212. In this embodiment, the sidewall sections 212 are made of the same material as material 202. The hard mask layer 204 is then removed, and a low refractive index layer 214 (low relative to material 202 and layer 212) is formed over the higher refractive index material 212 and 202 and exposed portions of the insulating layer 190. The dash lines in FIG. 17 illustrate the border between the high refractive index materials 202 and 212. This designation is used to identify that both are made of the same material but are formed at different times.
  • [0071]
    Processing is continued to form a substantially completed integrated circuit as illustrated in FIG. 18. A passivation layer 220 is then formed over the optical laser 180 and MOSFET transistor 181. Although not shown, other electrical or optical connections are made to the components within the integrated circuit but are not illustrated in FIG. 18. These interconnects can include other optical waveguides or may include metallic interconnects.
  • [0072]
    In other embodiments, other types of lasers can be formed. For example, another type of laser can emit light (photons) horizontally instead of vertically. If light is emitted horizontally, the MOSFET transistor could be formed within the substrate 161, and the optical waveguide would be reconfigured, so that the laser is properly coupled (optically connected) to the transistor. In one specific embodiment, the optical waveguide can include at least a portion of the accommodating buffer layer. Other configurations are possible.
  • [0073]
    Clearly, these embodiments of integrated circuits having compound semiconductor portions and Group IV semiconductor portions, are meant to illustrate embodiments of the present invention and not limit the present invention. There are multiplicity of other combinations and other embodiments of the present invention. For example, the compound semiconductor portion may include light emitting diodes, photodetectors, diodes, or the like, and the Group IV semiconductor can include digital logic, memory arrays, and most structures that can be formed in conventional MOS integrated circuits. By using embodiments of the present invention, it is now simpler to integrate devices that work better in compound semiconductor materials with other components that work better in Group IV semiconductor materials. This allows a device to be shrunk, the manufacturing costs to decrease, and yield and reliability to increase.
  • [0074]
    Although not illustrated, a monocrystalline Group IV wafer can be used in forming only compound semiconductor electrical components over the wafer. In this manner, the wafer is essentially a “handle” wafer used during the fabrication of the compound semiconductor electrical components within a monocrystalline compound semiconductor layer overlying the wafer. Therefore, electrical components can be formed within III-V or II-VI semiconductor materials over a wafer of at least approximately 200 millimeters in diameter and possibly at least approximately 300 millimeters.
  • [0075]
    By the use of this type of substrate, a relatively inexpensive “handle” wafer overcomes the fragile nature of the compound semiconductor wafers by placing them over a relatively more durable and easy to fabricate base material. Therefore, an integrated circuit can be formed such that all electrical components, and particularly all active electronic devices, can be formed within the compound semiconductor material even though the substrate itself may include a Group IV semiconductor material. Fabrication costs for compound semiconductor device should decrease because larger substrates can be processed more economically and more readily compared to the relatively smaller and more fragile, conventional compound semiconductor wafers.
  • [0076]
    In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.
  • [0077]
    Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

Claims (2)

1. A semiconductor structure comprising:
a monocrystalline oxide material; and
a monocrystalline compound semiconductor material of first type formed overlying the monocrystalline oxide material.
2-143 (Canceled).
US10878225 2000-02-10 2004-06-29 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same Abandoned US20040232525A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US09502023 US6392257B1 (en) 2000-02-10 2000-02-10 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10076450 US20020074624A1 (en) 2000-02-10 2002-02-19 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10878225 US20040232525A1 (en) 2000-02-10 2004-06-29 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10878225 US20040232525A1 (en) 2000-02-10 2004-06-29 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10076450 Continuation US20020074624A1 (en) 2000-02-10 2002-02-19 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Publications (1)

Publication Number Publication Date
US20040232525A1 true true US20040232525A1 (en) 2004-11-25

Family

ID=23995993

Family Applications (9)

Application Number Title Priority Date Filing Date
US09502023 Active US6392257B1 (en) 2000-02-10 2000-02-10 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US09986034 Abandoned US20020047123A1 (en) 2000-02-10 2001-11-07 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US09986024 Pending US20020047143A1 (en) 2000-02-10 2001-11-07 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10076450 Abandoned US20020074624A1 (en) 2000-02-10 2002-02-19 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10767996 Abandoned US20040150003A1 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10768108 Active US7067856B2 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10767998 Abandoned US20040150076A1 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10767994 Abandoned US20040149202A1 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10878225 Abandoned US20040232525A1 (en) 2000-02-10 2004-06-29 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Family Applications Before (8)

Application Number Title Priority Date Filing Date
US09502023 Active US6392257B1 (en) 2000-02-10 2000-02-10 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US09986034 Abandoned US20020047123A1 (en) 2000-02-10 2001-11-07 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US09986024 Pending US20020047143A1 (en) 2000-02-10 2001-11-07 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10076450 Abandoned US20020074624A1 (en) 2000-02-10 2002-02-19 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10767996 Abandoned US20040150003A1 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10768108 Active US7067856B2 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10767998 Abandoned US20040150076A1 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US10767994 Abandoned US20040149202A1 (en) 2000-02-10 2004-02-02 Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same

Country Status (7)

Country Link
US (9) US6392257B1 (en)
JP (5) JP2003523081A (en)
KR (4) KR20020086514A (en)
CN (5) CN1398423A (en)
CA (2) CA2399394A1 (en)
EP (5) EP1258039A1 (en)
WO (7) WO2001059820A8 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050050971A1 (en) * 2003-01-06 2005-03-10 Horning Robert D. Methods and structure for improving wafer bow control

Families Citing this family (125)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19942692B4 (en) * 1999-09-07 2007-04-12 Infineon Technologies Ag Optoelectronic microelectronics arrangement
US6693033B2 (en) 2000-02-10 2004-02-17 Motorola, Inc. Method of removing an amorphous oxide from a monocrystalline surface
US20020030246A1 (en) * 2000-06-28 2002-03-14 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices not lattice matched to the substrate
WO2002003437A1 (en) * 2000-06-30 2002-01-10 Motorola, Inc., A Corporation Of The State Of Delaware Hybrid semiconductor structure and device
US6555946B1 (en) 2000-07-24 2003-04-29 Motorola, Inc. Acoustic wave device and process for forming the same
US6590236B1 (en) * 2000-07-24 2003-07-08 Motorola, Inc. Semiconductor structure for use with high-frequency signals
WO2002009148A3 (en) * 2000-07-24 2003-07-31 Motorola Inc Integrated radiation emitting system and process for fabricating same
DE60124766T2 (en) 2000-08-04 2007-10-11 Amberwave Systems Corp. Silicon wafer with monolithic optoelectronic components
US7273657B2 (en) * 2000-08-08 2007-09-25 Translucent Photonics, Inc. Rare earth-oxides, rare earth-nitrides, rare earth-phosphides and ternary alloys with silicon
US6638838B1 (en) 2000-10-02 2003-10-28 Motorola, Inc. Semiconductor structure including a partially annealed layer and method of forming the same
WO2002033385A3 (en) * 2000-10-19 2002-08-29 Motorola Inc Biochip excitation and analysis structure
US6905900B1 (en) * 2000-11-28 2005-06-14 Finisar Corporation Versatile method and system for single mode VCSELs
US7065124B2 (en) * 2000-11-28 2006-06-20 Finlsar Corporation Electron affinity engineered VCSELs
US6563118B2 (en) * 2000-12-08 2003-05-13 Motorola, Inc. Pyroelectric device on a monocrystalline semiconductor substrate and process for fabricating same
US6589335B2 (en) * 2001-02-08 2003-07-08 Amberwave Systems Corporation Relaxed InxGa1-xAs layers integrated with Si
US6673646B2 (en) 2001-02-28 2004-01-06 Motorola, Inc. Growth of compound semiconductor structures on patterned oxide films and process for fabricating same
US20020140012A1 (en) * 2001-03-30 2002-10-03 Motorola, Inc. Semiconductor structures and devices for detecting far-infrared light and methods for fabricating same
US6594409B2 (en) * 2001-04-18 2003-07-15 Apic Corporation WDM transmitter or receiver including an array waveguide grating and active optical elements
US20020163010A1 (en) * 2001-05-04 2002-11-07 Motorola, Inc. Wide bandgap semiconductor structure, semiconductor device including the structure, and methods of forming the structure and device
US20020175347A1 (en) * 2001-05-22 2002-11-28 Motorola, Inc. Hybrid semiconductor input/output structure
US20020179957A1 (en) * 2001-05-29 2002-12-05 Motorola, Inc. Structure and method for fabricating high Q varactor diodes
US20020182762A1 (en) * 2001-05-30 2002-12-05 Motorola Inc. Direct conversion/sampling at antenna
US20020181827A1 (en) * 2001-06-01 2002-12-05 Motorola, Inc. Optically-communicating integrated circuits
US7037862B2 (en) 2001-06-13 2006-05-02 Micron Technology, Inc. Dielectric layer forming method and devices formed therewith
US20020195599A1 (en) * 2001-06-20 2002-12-26 Motorola, Inc. Low-defect semiconductor structure, device including the structure and method for fabricating structure and device
US6709989B2 (en) 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US20030012965A1 (en) * 2001-07-10 2003-01-16 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices utilizing the formation of a compliant substrate comprising an oxygen-doped compound semiconductor layer
US6992321B2 (en) * 2001-07-13 2006-01-31 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices utilizing piezoelectric materials
US20030013219A1 (en) * 2001-07-13 2003-01-16 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices utilizing electro-optic structures
US20030015767A1 (en) * 2001-07-17 2003-01-23 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices with integrated control components
US6646293B2 (en) 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
US20030015134A1 (en) * 2001-07-18 2003-01-23 Motorola, Inc. Semiconductor structure for edge mounting applications and process for fabrication
US6693298B2 (en) 2001-07-20 2004-02-17 Motorola, Inc. Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same
US20030020144A1 (en) * 2001-07-24 2003-01-30 Motorola, Inc. Integrated communications apparatus and method
US6667196B2 (en) 2001-07-25 2003-12-23 Motorola, Inc. Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method
US20030021538A1 (en) * 2001-07-25 2003-01-30 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices utilizing optical waveguides
US20030020090A1 (en) * 2001-07-25 2003-01-30 Motorola, Inc. Structure including both compound semiconductor devices and silicon devices for optimal performance and function and method for fabricating the structure
US20030020071A1 (en) * 2001-07-25 2003-01-30 Motorola, Inc. Integral semiconductor apparatus for conducting a plurality of functions
US6589856B2 (en) 2001-08-06 2003-07-08 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices
US6639249B2 (en) 2001-08-06 2003-10-28 Motorola, Inc. Structure and method for fabrication for a solid-state lighting device
US20030034491A1 (en) * 2001-08-14 2003-02-20 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices for detecting an object
US6673667B2 (en) 2001-08-15 2004-01-06 Motorola, Inc. Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials
US8026161B2 (en) 2001-08-30 2011-09-27 Micron Technology, Inc. Highly reliable amorphous high-K gate oxide ZrO2
JP4543162B2 (en) * 2001-09-05 2010-09-15 独立行政法人産業技術総合研究所 ZnOSSe mixed crystal semiconductor
WO2003038955A1 (en) * 2001-10-15 2003-05-08 Infineon Technologies Ag Laser diode assembly and device for operating a laser diode
US20030071327A1 (en) * 2001-10-17 2003-04-17 Motorola, Inc. Method and apparatus utilizing monocrystalline insulator
US6737339B2 (en) * 2001-10-24 2004-05-18 Agere Systems Inc. Semiconductor device having a doped lattice matching layer and a method of manufacture therefor
WO2003038878A3 (en) * 2001-10-26 2003-08-21 Motorola Inc Method for fabricating semiconductor structures
US6893984B2 (en) * 2002-02-20 2005-05-17 Micron Technology Inc. Evaporated LaA1O3 films for gate dielectrics
US6872252B2 (en) * 2002-03-06 2005-03-29 Agilent Technologies, Inc. Lead-based perovskite buffer for forming indium phosphide on silicon
US6815248B2 (en) * 2002-04-18 2004-11-09 Infineon Technologies Ag Material combinations for tunnel junction cap layer, tunnel junction hard mask and tunnel junction stack seed layer in MRAM processing
EP1359614A1 (en) * 2002-05-02 2003-11-05 Agilent Technologies, Inc. Semiconductor substrates and structures with an oxide layer
US7160577B2 (en) 2002-05-02 2007-01-09 Micron Technology, Inc. Methods for atomic-layer deposition of aluminum oxides in integrated circuits
US6916717B2 (en) * 2002-05-03 2005-07-12 Motorola, Inc. Method for growing a monocrystalline oxide layer and for fabricating a semiconductor device on a monocrystalline substrate
US6884739B2 (en) * 2002-08-15 2005-04-26 Micron Technology Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
US7608927B2 (en) * 2002-08-29 2009-10-27 Micron Technology, Inc. Localized biasing for silicon on insulator structures
US6965626B2 (en) * 2002-09-03 2005-11-15 Finisar Corporation Single mode VCSEL
US6791125B2 (en) * 2002-09-30 2004-09-14 Freescale Semiconductor, Inc. Semiconductor device structures which utilize metal sulfides
JP2004158717A (en) * 2002-11-07 2004-06-03 Fujitsu Ltd Thin-film laminated body, electronic device and actuator using the same, and method for manufacturing the actuator
US6813293B2 (en) * 2002-11-21 2004-11-02 Finisar Corporation Long wavelength VCSEL with tunnel junction, and implant
US6806202B2 (en) 2002-12-03 2004-10-19 Motorola, Inc. Method of removing silicon oxide from a surface of a substrate
US6890816B2 (en) * 2003-02-07 2005-05-10 Freescale Semiconductor, Inc. Compound semiconductor structure including an epitaxial perovskite layer and method for fabricating semiconductor structures and devices
US7026690B2 (en) * 2003-02-12 2006-04-11 Micron Technology, Inc. Memory devices and electronic systems comprising integrated bipolar and FET devices
US7135369B2 (en) 2003-03-31 2006-11-14 Micron Technology, Inc. Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US7183186B2 (en) 2003-04-22 2007-02-27 Micro Technology, Inc. Atomic layer deposited ZrTiO4 films
US20040222363A1 (en) * 2003-05-07 2004-11-11 Honeywell International Inc. Connectorized optical component misalignment detection system
US20040247250A1 (en) * 2003-06-03 2004-12-09 Honeywell International Inc. Integrated sleeve pluggable package
WO2004109775A3 (en) * 2003-06-03 2008-01-17 Univ New York State Res Found Formation of highly dislocation free compound semiconductor on a lattice mismatched substrate
US8889530B2 (en) * 2003-06-03 2014-11-18 The Research Foundation Of State University Of New York Formation of highly dislocation free compound semiconductor on a lattice mismatched substrate
JP4663216B2 (en) * 2003-06-10 2011-04-06 ルネサスエレクトロニクス株式会社 The semiconductor memory device and manufacturing method thereof
US7075962B2 (en) * 2003-06-27 2006-07-11 Finisar Corporation VCSEL having thermal management
US7277461B2 (en) * 2003-06-27 2007-10-02 Finisar Corporation Dielectric VCSEL gain guide
US7149383B2 (en) * 2003-06-30 2006-12-12 Finisar Corporation Optical system with reduced back reflection
US6961489B2 (en) * 2003-06-30 2005-11-01 Finisar Corporation High speed optical system
US20060056762A1 (en) * 2003-07-02 2006-03-16 Honeywell International Inc. Lens optical coupler
US7210857B2 (en) * 2003-07-16 2007-05-01 Finisar Corporation Optical coupling system
US20050013539A1 (en) * 2003-07-17 2005-01-20 Honeywell International Inc. Optical coupling system
US6887801B2 (en) * 2003-07-18 2005-05-03 Finisar Corporation Edge bead control method and apparatus
JP4689153B2 (en) * 2003-07-18 2011-05-25 株式会社リコー The laminated substrate and the semiconductor device
US7031363B2 (en) * 2003-10-29 2006-04-18 Finisar Corporation Long wavelength VCSEL device processing
US7135753B2 (en) 2003-12-05 2006-11-14 International Rectifier Corporation Structure and method for III-nitride monolithic power IC
GB0405325D0 (en) * 2004-03-10 2004-04-21 Koninkl Philips Electronics Nv Trench-gate transistors and their manufacture
JP4874527B2 (en) * 2004-04-01 2012-02-15 トヨタ自動車株式会社 Silicon carbide semiconductor substrate and a manufacturing method thereof
CN100492668C (en) 2004-05-25 2009-05-27 中国科学院福建物质结构研究所 A series of semiconductor material
US7601649B2 (en) 2004-08-02 2009-10-13 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US7081421B2 (en) 2004-08-26 2006-07-25 Micron Technology, Inc. Lanthanide oxide dielectric layer
US7494939B2 (en) 2004-08-31 2009-02-24 Micron Technology, Inc. Methods for forming a lanthanum-metal oxide dielectric layer
US7588988B2 (en) 2004-08-31 2009-09-15 Micron Technology, Inc. Method of forming apparatus having oxide films formed using atomic layer deposition
US7309660B2 (en) * 2004-09-16 2007-12-18 International Business Machines Corporation Buffer layer for selective SiGe growth for uniform nucleation
US7560395B2 (en) 2005-01-05 2009-07-14 Micron Technology, Inc. Atomic layer deposited hafnium tantalum oxide dielectrics
US7217643B2 (en) * 2005-02-24 2007-05-15 Freescale Semiconductors, Inc. Semiconductor structures and methods for fabricating semiconductor structures comprising high dielectric constant stacked structures
US7687409B2 (en) 2005-03-29 2010-03-30 Micron Technology, Inc. Atomic layer deposited titanium silicon oxide films
JP4876418B2 (en) * 2005-03-29 2012-02-15 富士電機株式会社 Semiconductor device
US7390756B2 (en) 2005-04-28 2008-06-24 Micron Technology, Inc. Atomic layer deposited zirconium silicon oxide films
US7662729B2 (en) 2005-04-28 2010-02-16 Micron Technology, Inc. Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US7572695B2 (en) 2005-05-27 2009-08-11 Micron Technology, Inc. Hafnium titanium oxide films
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US7575978B2 (en) 2005-08-04 2009-08-18 Micron Technology, Inc. Method for making conductive nanoparticle charge storage element
US7989290B2 (en) 2005-08-04 2011-08-02 Micron Technology, Inc. Methods for forming rhodium-based charge traps and apparatus including rhodium-based charge traps
WO2007025062A3 (en) * 2005-08-25 2007-11-29 Wakonda Technologies Inc Photovoltaic template
US7410910B2 (en) 2005-08-31 2008-08-12 Micron Technology, Inc. Lanthanum aluminum oxynitride dielectric films
WO2007053686A3 (en) * 2005-11-01 2008-02-21 Massachusetts Inst Technology Monolithically integrated semiconductor materials and devices
US7410859B1 (en) * 2005-11-07 2008-08-12 Advanced Micro Devices, Inc. Stressed MOS device and method for its fabrication
US7700423B2 (en) * 2006-07-28 2010-04-20 Iqe Rf, Llc Process for manufacturing epitaxial wafers for integrated devices on a common compound semiconductor III-V wafer
US7807511B2 (en) * 2006-11-17 2010-10-05 Freescale Semiconductor, Inc. Method of packaging a device having a multi-contact elastomer connector contact area and device thereof
US20080119004A1 (en) * 2006-11-17 2008-05-22 Burch Kenneth R Method of packaging a device having a keypad switch point
US7696016B2 (en) * 2006-11-17 2010-04-13 Freescale Semiconductor, Inc. Method of packaging a device having a tangible element and device thereof
US7588951B2 (en) * 2006-11-17 2009-09-15 Freescale Semiconductor, Inc. Method of packaging a semiconductor device and a prefabricated connector
WO2009059128A3 (en) * 2007-11-02 2010-06-17 Wakonda Technologies, Inc. Crystalline-thin-film photovoltaic structures and methods for forming the same
US20090261346A1 (en) * 2008-04-16 2009-10-22 Ding-Yuan Chen Integrating CMOS and Optical Devices on a Same Chip
US8236603B1 (en) 2008-09-04 2012-08-07 Solexant Corp. Polycrystalline semiconductor layers and methods for forming the same
US8093559B1 (en) * 2008-12-02 2012-01-10 Hrl Laboratories, Llc Methods and apparatus for three-color infrared sensors
US8415187B2 (en) * 2009-01-28 2013-04-09 Solexant Corporation Large-grain crystalline thin-film structures and devices and methods for forming the same
CN101840971B (en) 2009-03-17 2012-09-05 展晶科技(深圳)有限公司 Light-emitting diode and manufacturing method thereof
US8897470B2 (en) 2009-07-31 2014-11-25 Macronix International Co., Ltd. Method of fabricating integrated semiconductor device with MOS, NPN BJT, LDMOS, pre-amplifier and MEMS unit
DE102009051521B4 (en) * 2009-10-31 2012-04-26 X-Fab Semiconductor Foundries Ag Production of silicon wafer having III-V-layer structures for high electron mobility transistors (HEMT) and a corresponding semiconductor layer assembly
US9012253B2 (en) * 2009-12-16 2015-04-21 Micron Technology, Inc. Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods
US8680510B2 (en) 2010-06-28 2014-03-25 International Business Machines Corporation Method of forming compound semiconductor
US8164092B2 (en) * 2010-10-18 2012-04-24 The University Of Utah Research Foundation PIN structures including intrinsic gallium arsenide, devices incorporating the same, and related methods
US20120126239A1 (en) * 2010-11-24 2012-05-24 Transphorm Inc. Layer structures for controlling stress of heteroepitaxially grown iii-nitride layers
US9312436B2 (en) 2011-05-16 2016-04-12 Kabushiki Kaisha Toshiba Nitride semiconductor device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer
WO2013188574A3 (en) * 2012-06-14 2014-05-08 Tivra Corporation Multilayer substrate structure
JP6107435B2 (en) * 2013-06-04 2017-04-05 三菱電機株式会社 Semiconductor device and manufacturing method thereof
KR20160038643A (en) * 2014-09-30 2016-04-07 삼성전자주식회사 Hybrid silicon laser
CN105428384A (en) * 2015-12-28 2016-03-23 上海集成电路研发中心有限公司 Image sensor and manufacturing method thereof

Citations (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6184044B2 (en) *
US3935031A (en) * 1973-05-07 1976-01-27 New England Institute, Inc. Photovoltaic cell with enhanced power output
US4006989A (en) * 1972-10-02 1977-02-08 Raytheon Company Laser gyroscope
US4146297A (en) * 1978-01-16 1979-03-27 Bell Telephone Laboratories, Incorporated Tunable optical waveguide directional coupler filter
US4424589A (en) * 1980-04-11 1984-01-03 Coulter Systems Corporation Flat bed scanner system and method
US4439014A (en) * 1981-11-13 1984-03-27 Mcdonnell Douglas Corporation Low voltage electro-optic modulator
US4802182A (en) * 1987-11-05 1989-01-31 Xerox Corporation Monolithic two dimensional waveguide coupled cavity laser/modulator
US4815084A (en) * 1987-05-20 1989-03-21 Spectra Diode Laboratories, Inc. Semiconductor laser with integrated optical elements
US4891091A (en) * 1986-07-14 1990-01-02 Gte Laboratories Incorporated Method of epitaxially growing compound semiconductor materials
US4896194A (en) * 1987-07-08 1990-01-23 Nec Corporation Semiconductor device having an integrated circuit formed on a compound semiconductor layer
US4901133A (en) * 1986-04-02 1990-02-13 Texas Instruments Incorporated Multilayer semi-insulating film for hermetic wafer passivation and method for making same
US4910164A (en) * 1988-07-27 1990-03-20 Texas Instruments Incorporated Method of making planarized heterostructures using selective epitaxial growth
US4912087A (en) * 1988-04-15 1990-03-27 Ford Motor Company Rapid thermal annealing of superconducting oxide precursor films on Si and SiO2 substrates
US4984043A (en) * 1989-03-02 1991-01-08 Thunderbird Technologies, Inc. Fermi threshold field effect transistor
US4999842A (en) * 1989-03-01 1991-03-12 At&T Bell Laboratories Quantum well vertical cavity laser
US5081062A (en) * 1987-08-27 1992-01-14 Prahalad Vasudev Monolithic integration of silicon on insulator and gallium arsenide semiconductor technologies
US5081519A (en) * 1990-01-19 1992-01-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5185589A (en) * 1991-05-17 1993-02-09 Westinghouse Electric Corp. Microwave film bulk acoustic resonator and manifolded filter bank
US5191625A (en) * 1991-04-10 1993-03-02 Telefonaktiebolaget L M Ericsson Terminal for a frequency divided, optical communication system
US5194917A (en) * 1990-08-27 1993-03-16 Standard Elektrik Lorenz Aktiengesellschaft Fiber-optic gyroscope integrated on a silicon substrate
US5194397A (en) * 1991-06-05 1993-03-16 International Business Machines Corporation Method for controlling interfacial oxide at a polycrystalline/monocrystalline silicon interface
US5198269A (en) * 1989-04-24 1993-03-30 Battelle Memorial Institute Process for making sol-gel deposited ferroelectric thin films insensitive to their substrates
US5280013A (en) * 1991-07-05 1994-01-18 Conductus, Inc. Method of preparing high temperature superconductor films on opposite sides of a substrate
US5281834A (en) * 1990-08-31 1994-01-25 Motorola, Inc. Non-silicon and silicon bonded structure and method of manufacture
US5286985A (en) * 1988-11-04 1994-02-15 Texas Instruments Incorporated Interface circuit operable to perform level shifting between a first type of device and a second type of device
US5293050A (en) * 1993-03-25 1994-03-08 International Business Machines Corporation Semiconductor quantum dot light emitting/detecting devices
US5391515A (en) * 1988-10-28 1995-02-21 Texas Instruments Incorporated Capped anneal
US5393352A (en) * 1992-05-01 1995-02-28 Texas Instruments Incorporated Pb/Bi-containing high-dielectric constant oxides using a non-P/Bi-containing perovskite as a buffer layer
US5394489A (en) * 1993-07-27 1995-02-28 At&T Corp. Wavelength division multiplexed optical communication transmitters
US5395663A (en) * 1990-08-24 1995-03-07 Kawasaki Jukogyo Kabushiki Kaisha Process for producing a perovskite film by irradiating a target of the perovskite with a laser beam and simultaneously irradiating the substrate upon which the perovskite is deposited with a laser beam
US5397428A (en) * 1991-12-20 1995-03-14 The University Of North Carolina At Chapel Hill Nucleation enhancement for chemical vapor deposition of diamond
US5399898A (en) * 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
US5481102A (en) * 1994-03-31 1996-01-02 Hazelrigg, Jr.; George A. Micromechanical/microelectromechanical identification devices and methods of fabrication and encoding thereof
US5480829A (en) * 1993-06-25 1996-01-02 Motorola, Inc. Method of making a III-V complementary heterostructure device with compatible non-gold ohmic contacts
US5482003A (en) * 1991-04-10 1996-01-09 Martin Marietta Energy Systems, Inc. Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process
US5484664A (en) * 1988-04-27 1996-01-16 Fujitsu Limited Hetero-epitaxially grown compound semiconductor substrate
US5486406A (en) * 1994-11-07 1996-01-23 Motorola Green-emitting organometallic complexes for use in light emitting devices
US5491461A (en) * 1994-05-09 1996-02-13 General Motors Corporation Magnetic field sensor on elemental semiconductor substrate with electric field reduction means
US5492859A (en) * 1992-01-31 1996-02-20 Canon Kk Method for producing semiconductor device substrate by bonding a porous layer and an amorphous layer
US5494711A (en) * 1993-01-12 1996-02-27 Murata Manufacturing Co., Ltd. Method of preparing InSb thin film
US5596214A (en) * 1994-05-30 1997-01-21 Nec Corporation Non-volatile semiconductor memory device having a metal-insulator-semiconductor gate structure and method for fabricating the same
US5596205A (en) * 1993-07-12 1997-01-21 Peregrine Semiconductor Corporation High-frequency wireless communication system on a single ultrathin silicon on sapphire chip
US5602418A (en) * 1992-08-07 1997-02-11 Asahi Kasei Kogyo Kabushiki Kaisha Nitride based semiconductor device and manufacture thereof
US5603764A (en) * 1994-01-07 1997-02-18 Sumitomo Chemical Company, Limited Process for crystal growth of III-V group compound semiconductor
US5606184A (en) * 1995-05-04 1997-02-25 Motorola, Inc. Heterostructure field effect device having refractory ohmic contact directly on channel layer and method for making
US5608046A (en) * 1990-07-27 1997-03-04 Isis Pharmaceuticals, Inc. Conjugated 4'-desmethyl nucleoside analog compounds
US5610744A (en) * 1995-02-16 1997-03-11 Board Of Trustees Of The University Of Illinois Optical communications and interconnection networks having opto-electronic switches and direct optical routers
US5614739A (en) * 1995-06-02 1997-03-25 Motorola HIGFET and method
US5725641A (en) * 1996-10-30 1998-03-10 Macleod; Cheryl A. Lightfast inks for ink-jet printing
US5729394A (en) * 1996-01-24 1998-03-17 Hewlett-Packard Company Multi-direction optical data port
US5729641A (en) * 1996-05-30 1998-03-17 Sdl, Inc. Optical device employing edge-coupled waveguide geometry
US5731220A (en) * 1994-09-30 1998-03-24 Texas Instruments Incorporated Method of making barium strontium titanate (BST) thin film by erbium donor doping
US5733641A (en) * 1996-05-31 1998-03-31 Xerox Corporation Buffered substrate for semiconductor devices
US5734672A (en) * 1996-08-06 1998-03-31 Cutting Edge Optronics, Inc. Smart laser diode array assembly and operating method using same
US5857049A (en) * 1997-05-05 1999-01-05 Lucent Technologies, Inc., Precision alignment of optoelectronic devices
US5858814A (en) * 1996-07-17 1999-01-12 Lucent Technologies Inc. Hybrid chip and method therefor
US5861966A (en) * 1995-12-27 1999-01-19 Nynex Science & Technology, Inc. Broad band optical fiber telecommunications network
US5863326A (en) * 1996-07-03 1999-01-26 Cermet, Inc. Pressurized skull crucible for crystal growth using the Czochralski technique
US5869845A (en) * 1997-06-26 1999-02-09 Texas Instruments Incorporated Resonant tunneling memory
US5872493A (en) * 1997-03-13 1999-02-16 Nokia Mobile Phones, Ltd. Bulk acoustic wave (BAW) filter having a top portion that includes a protective acoustic mirror
US5873977A (en) * 1994-09-02 1999-02-23 Sharp Kabushiki Kaisha Dry etching of layer structure oxides
US5874860A (en) * 1996-02-06 1999-02-23 Motorola, Inc. High frequency amplifier and control
US5880452A (en) * 1990-11-15 1999-03-09 Geo Labs, Inc. Laser based PCMCIA data collection system with automatic triggering for portable applications and method of use
US5879956A (en) * 1995-12-27 1999-03-09 Lg Semicon Co., Ltd. Method of forming a perovskite structure semiconductor capacitor
US5883996A (en) * 1995-09-29 1999-03-16 Motorola, Inc. Electronic component for aligning a light transmitting structure
US5883564A (en) * 1994-04-18 1999-03-16 General Motors Corporation Magnetic field sensor having high mobility thin indium antimonide active layer on thin aluminum indium antimonide buffer layer
US5886867A (en) * 1995-03-21 1999-03-23 Northern Telecom Limited Ferroelectric dielectric for integrated circuit applications at microwave frequencies
US5889296A (en) * 1994-11-15 1999-03-30 Fujitsu Limited Semiconductor optical device and an optical processing system that uses such a semiconductor optical system
US5888296A (en) * 1996-09-16 1999-03-30 Motorola, Inc. Method for making a ferroelectric semiconductor device and a layered structure
US6011646A (en) * 1998-02-20 2000-01-04 The Regents Of The Unviersity Of California Method to adjust multilayer film stress induced deformation of optics
US6011641A (en) * 1995-07-06 2000-01-04 Korea Advanced Institute Of Science And Technology Wavelength insensitive passive polarization converter employing electro-optic polymer waveguides
US6020222A (en) * 1997-12-16 2000-02-01 Advanced Micro Devices, Inc. Silicon oxide insulator (SOI) semiconductor having selectively linked body
US6022963A (en) * 1995-12-15 2000-02-08 Affymetrix, Inc. Synthesis of oligonucleotide arrays using photocleavable protecting groups
US6022410A (en) * 1998-09-01 2000-02-08 Motorola, Inc. Alkaline-earth metal silicides on silicon
US6022140A (en) * 1996-05-07 2000-02-08 Braun Thermoscan Enhanced protective lens cover for an infrared thermometer
US6023082A (en) * 1996-08-05 2000-02-08 Lockheed Martin Energy Research Corporation Strain-based control of crystal anisotropy for perovskite oxides on semiconductor-based material
US6028853A (en) * 1996-06-07 2000-02-22 Telefonaktiebolaget Lm Ericsson Method and arrangement for radio communication
US6039803A (en) * 1996-06-28 2000-03-21 Massachusetts Institute Of Technology Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon
US6173474B1 (en) * 1999-01-08 2001-01-16 Fantom Technologies Inc. Construction of a vacuum cleaner head
US6174755B1 (en) * 1997-08-20 2001-01-16 Micron Technology, Inc. Methods of forming SOI insulator layers and methods of forming transistor devices
US6175555B1 (en) * 1997-02-24 2001-01-16 At&T Wireless Svcs. Inc. Transmit/receive compensation
US6175497B1 (en) * 1998-09-30 2001-01-16 World Wiser Electronics Inc. Thermal vias-provided cavity-down IC package structure
US6180486B1 (en) * 1999-02-16 2001-01-30 International Business Machines Corporation Process of fabricating planar and densely patterned silicon-on-insulator structure
US6180252B1 (en) * 1996-08-12 2001-01-30 Energenius, Inc. Semiconductor supercapacitor system, method for making same and articles produced therefrom
US6184144B1 (en) * 1997-10-10 2001-02-06 Cornell Research Foundation, Inc. Methods for growing defect-free heteroepitaxial layers
US6184044B1 (en) * 1997-12-10 2001-02-06 Nec Corporation Thin film capacitor including perovskite-type oxide layers having columnar structure and granular structure
US6191011B1 (en) * 1998-09-28 2001-02-20 Ag Associates (Israel) Ltd. Selective hemispherical grain silicon deposition
US6197503B1 (en) * 1997-11-26 2001-03-06 Ut-Battelle, Llc Integrated circuit biochip microsystem containing lens
US6204737B1 (en) * 1998-06-02 2001-03-20 Nokia Mobile Phones, Ltd Piezoelectric resonator structures with a bending element performing a voltage controlled switching function
US6208453B1 (en) * 1995-06-19 2001-03-27 Northwestern University Oriented niobate ferroelectric thin films for electrical and optical devices
US6338756B2 (en) * 1998-06-30 2002-01-15 Seh America, Inc. In-situ post epitaxial treatment process
US6339664B1 (en) * 1998-02-20 2002-01-15 British Technology Group Intercorporate Licensing Limited Wavelength division multiplexing
US20020006245A1 (en) * 2000-07-11 2002-01-17 Yoshinobu Kubota Optical circuit
US6340788B1 (en) * 1999-12-02 2002-01-22 Hughes Electronics Corporation Multijunction photovoltaic cells and panels using a silicon or silicon-germanium active substrate cell for space and terrestrial applications
US20020008234A1 (en) * 2000-06-28 2002-01-24 Motorola, Inc. Mixed-signal semiconductor structure, device including the structure, and methods of forming the device and the structure
US6343171B1 (en) * 1998-10-09 2002-01-29 Fujitsu Limited Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making
US6345424B1 (en) * 1992-04-23 2002-02-12 Seiko Epson Corporation Production method for forming liquid spray head
US6348373B1 (en) * 2000-03-29 2002-02-19 Sharp Laboratories Of America, Inc. Method for improving electrical properties of high dielectric constant films
US20020030246A1 (en) * 2000-06-28 2002-03-14 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices not lattice matched to the substrate
US6359330B1 (en) * 1998-05-25 2002-03-19 Alcatel Optoelectronic module and method for stabilizing its temperature

Family Cites Families (223)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US247722A (en) * 1881-09-27 John westinghotjse
US1037272A (en) * 1907-11-16 1912-09-03 William Godson Lindsay Bottle.
US2152315A (en) * 1936-12-07 1939-03-28 Kohn Samuel Frankfurter cooker
US3046384A (en) * 1960-05-04 1962-07-24 Taylor Winfield Corp Flash welding and trimming apparatus
US3617951A (en) 1968-11-21 1971-11-02 Western Microwave Lab Inc Broadband circulator or isolator of the strip line or microstrip type
US3670213A (en) 1969-05-24 1972-06-13 Tokyo Shibaura Electric Co Semiconductor photosensitive device with a rare earth oxide compound forming a rectifying junction
US4404265A (en) 1969-10-01 1983-09-13 Rockwell International Corporation Epitaxial composite and method of making
GB1319311A (en) 1970-06-04 1973-06-06 North American Rockwell Epitaxial composite and method of making
US3766370A (en) 1971-05-14 1973-10-16 Hewlett Packard Co Elementary floating point cordic function processor and shifter
US3802967A (en) 1971-08-27 1974-04-09 Rca Corp Iii-v compound on insulating substrate and its preparation and use
US3914137A (en) 1971-10-06 1975-10-21 Motorola Inc Method of manufacturing a light coupled monolithic circuit by selective epitaxial deposition
US3758199A (en) * 1971-11-22 1973-09-11 Sperry Rand Corp Piezoelectrically actuated light deflector
US3818451A (en) * 1972-03-15 1974-06-18 Motorola Inc Light-emitting and light-receiving logic array
US4084130A (en) 1974-01-18 1978-04-11 Texas Instruments Incorporated Laser for integrated optical circuits
JPS5428746B2 (en) 1975-07-11 1979-09-19
JPS5816335B2 (en) * 1976-01-20 1983-03-30 Matsushita Electric Ind Co Ltd
JPS604962B2 (en) * 1976-01-20 1985-02-07 Matsushita Electric Ind Co Ltd
US4120588A (en) 1976-07-12 1978-10-17 Erik Chaum Multiple path configuration for a laser interferometer
JPS5413455A (en) 1977-07-01 1979-01-31 Hitachi Ltd Uniformly expanding device for tube
NL7710164A (en) 1977-09-16 1979-03-20 Philips Nv A process for the treatment of a single crystal body line.
US4174422A (en) 1977-12-30 1979-11-13 International Business Machines Corporation Growing epitaxial films when the misfit between film and substrate is large
US4284329A (en) 1978-01-03 1981-08-18 Raytheon Company Laser gyroscope system
US4174504A (en) * 1978-01-25 1979-11-13 United Technologies Corporation Apparatus and method for cavity dumping a Q-switched laser
JPS558742A (en) 1978-06-30 1980-01-22 Matsushita Electric Works Ltd Waterproof facial beauty instrument
US4242595A (en) 1978-07-27 1980-12-30 University Of Southern California Tunnel diode load for ultra-fast low power switching circuits
US4297656A (en) 1979-03-23 1981-10-27 Harris Corporation Plural frequency oscillator employing multiple fiber-optic delay line
FR2453423B1 (en) * 1979-04-04 1982-02-19 Quantel Sa
JPS6115577B2 (en) * 1979-12-28 1986-04-24 Mitsubishi Monsanto Chem
US4452720A (en) 1980-06-04 1984-06-05 Teijin Limited Fluorescent composition having the ability to change wavelengths of light, shaped article of said composition as a light wavelength converting element and device for converting optical energy to electrical energy using said element
US4289920A (en) 1980-06-23 1981-09-15 International Business Machines Corporation Multiple bandgap solar cell on transparent substrate
JPS6352791B2 (en) 1981-04-14 1988-10-20 Intaanashonaru Sutandaado Erekutoritsuku Corp
DE3168688D1 (en) 1980-11-06 1985-03-14 Toshiba Kk Method for manufacturing a semiconductor device
US4442590A (en) 1980-11-17 1984-04-17 Ball Corporation Monolithic microwave integrated circuit with integral array antenna
US4392297A (en) 1980-11-20 1983-07-12 Spire Corporation Process of making thin film high efficiency solar cells
GB2096785B (en) * 1981-04-09 1984-10-10 Standard Telephones Cables Ltd Integrated optic device
JPS57176785A (en) * 1981-04-22 1982-10-30 Hitachi Ltd Semiconductor laser device
GB2115996B (en) 1981-11-02 1985-03-20 Kramer Kane N Portable data processing and storage system
US4626878A (en) * 1981-12-11 1986-12-02 Sanyo Electric Co., Ltd. Semiconductor optical logical device
US4525871A (en) * 1982-02-03 1985-06-25 Massachusetts Institute Of Technology High speed optoelectronic mixer
US4482422A (en) 1982-02-26 1984-11-13 Rca Corporation Method for growing a low defect monocrystalline layer on a mask
JPS58158944A (en) 1982-03-16 1983-09-21 Futaba Corp Semiconductor device
US4484332A (en) 1982-06-02 1984-11-20 The United States Of America As Represented By The Secretary Of The Air Force Multiple double heterojunction buried laser device
US4482906A (en) 1982-06-30 1984-11-13 International Business Machines Corporation Gallium aluminum arsenide integrated circuit structure using germanium
US4594000A (en) 1983-04-04 1986-06-10 Ball Corporation Method and apparatus for optically measuring distance and velocity
US4756007A (en) 1984-03-08 1988-07-05 Codex Corporation Adaptive communication rate modem
JPS6110818A (en) 1984-06-25 1986-01-18 Omron Tateisi Electronics Co Drive circuit of electrostrictive actuator
US4629821A (en) 1984-08-16 1986-12-16 Polaroid Corporation Photovoltaic cell
JPH069334B2 (en) 1984-09-03 1994-02-02 株式会社東芝 Light and electrical integrated device
JPS61108187A (en) * 1984-11-01 1986-05-26 Seiko Epson Corp Semiconductor photoelectronic device
US4773063A (en) 1984-11-13 1988-09-20 University Of Delaware Optical wavelength division multiplexing/demultiplexing system
US4661176A (en) 1985-02-27 1987-04-28 The United States Of America As Represented By The Secretary Of The Air Force Process for improving the quality of epitaxial silicon films grown on insulating substrates utilizing oxygen ion conductor substrates
US4748485A (en) 1985-03-21 1988-05-31 Hughes Aircraft Company Opposed dual-gate hybrid structure for three-dimensional integrated circuits
JPH0511426B2 (en) 1985-05-08 1993-02-15 Mitsubishi Electric Corp
US4846926A (en) 1985-08-26 1989-07-11 Ford Aerospace & Communications Corporation HcCdTe epitaxially grown on crystalline support
DE3676019D1 (en) 1985-09-03 1991-01-17 Daido Steel Co Ltd Epitaxial gallium arsenide wafer-and process for their manufacture.
JPH0518050B2 (en) 1985-09-06 1993-03-10 Yokogawa Electric Corp
US4695120A (en) 1985-09-26 1987-09-22 The United States Of America As Represented By The Secretary Of The Army Optic-coupled integrated circuits
JPH0415200B2 (en) 1985-11-18 1992-03-17 Nagoya Daigaku Gakucho
US4872046A (en) 1986-01-24 1989-10-03 University Of Illinois Heterojunction semiconductor device with <001> tilt
FR2595509B1 (en) 1986-03-07 1988-05-13 Thomson Csf Component epitaxy semiconductor material on a substrate a different lattice parameter and application to various semiconductor components
JPS62216600A (en) * 1986-03-18 1987-09-24 Oki Electric Ind Co Ltd Photo-acoustic transducing device
US4804866A (en) * 1986-03-24 1989-02-14 Matsushita Electric Works, Ltd. Solid state relay
US4777613A (en) 1986-04-01 1988-10-11 Motorola Inc. Floating point numeric data processor
US4774205A (en) 1986-06-13 1988-09-27 Massachusetts Institute Of Technology Monolithic integration of silicon and gallium arsenide devices
JPS633499A (en) 1986-06-23 1988-01-08 Nippon Denki Home Electronics Method of detecting attachment conditions of electronic parts
JPS6319836A (en) 1986-07-14 1988-01-27 Toshiba Corp Semiconductor wafer transfer system
US4866489A (en) 1986-07-22 1989-09-12 Matsushita Electric Industrial Co., Ltd. Semiconductor device
JPS6334994A (en) * 1986-07-29 1988-02-15 Mitsubishi Electric Corp Photoelectric integrated circuit device and manufacture thereof
US4888202A (en) 1986-07-31 1989-12-19 Nippon Telegraph And Telephone Corporation Method of manufacturing thin compound oxide film and apparatus for manufacturing thin oxide film
JP2516604B2 (en) 1986-10-17 1996-07-24 キヤノン株式会社 Method of manufacturing a complementary mos integrated circuit device
US4723321A (en) * 1986-11-07 1988-02-02 American Telephone And Telegraph Company, At&T Bell Laboratories Techniques for cross-polarization cancellation in a space diversity radio system
JPH087288B2 (en) * 1986-11-20 1996-01-29 日本電信電話株式会社 Method for producing a hybrid optical integrated circuit
JPH07120835B2 (en) * 1986-12-26 1995-12-20 松下電器産業株式会社 Optical integrated circuit
US4772929A (en) 1987-01-09 1988-09-20 Sprague Electric Company Hall sensor with integrated pole pieces
US4876208A (en) 1987-01-30 1989-10-24 Yellowstone Diagnostics Corporation Diffraction immunoassay apparatus and method
JPS63198365A (en) * 1987-02-13 1988-08-17 Sharp Corp Semiconductor device
US4868376A (en) 1987-05-15 1989-09-19 Smartcard International Inc. Intelligent portable interactive personal data system
US4801184A (en) * 1987-06-15 1989-01-31 Eastman Kodak Company Integrated optical read/write head and apparatus incorporating same
JPH0766922B2 (en) 1987-07-29 1995-07-19 株式会社村田製作所 A method of manufacturing a semiconductor device
GB8718552D0 (en) 1987-08-05 1987-09-09 British Railways Board Track to train communications systems
FI81926C (en) * 1987-09-29 1990-12-10 Nokia Oy Ab Foerfarande Foer uppbyggning of GaAs-filmer pao inner Science GaAs substrater.
JPH0695554B2 (en) 1987-10-12 1994-11-24 工業技術院長 A method of forming a single crystal magnesia spinel film
US4885376A (en) 1987-10-13 1989-12-05 Iowa State University Research Foundation, Inc. New types of organometallic reagents and catalysts for asymmetric synthesis
JPH0239A (en) 1987-10-20 1990-01-05 Konica Corp Silver halide photographic sensitive material having high contrast
US4981714A (en) * 1987-12-14 1991-01-01 Sharp Kabushiki Kaisha Method of producing ferroelectric LiNb1-31 x Tax O3 0<x<1) thin film by activated evaporation
JPH01207920A (en) 1988-02-16 1989-08-21 Oki Electric Ind Co Ltd Manufacture of inp semiconductor thin film
JP2691721B2 (en) 1988-03-04 1997-12-17 富士通株式会社 The method of manufacturing a semiconductor thin film
US5063166A (en) 1988-04-29 1991-11-05 Sri International Method of forming a low dislocation density semiconductor device
JPH01289108A (en) 1988-05-17 1989-11-21 Fujitsu Ltd Heteroepitaxy
US5221367A (en) 1988-08-03 1993-06-22 International Business Machines, Corp. Strained defect-free epitaxial mismatched heterostructures and method of fabrication
US4889402A (en) 1988-08-31 1989-12-26 American Telephone And Telegraph Company, At&T Bell Laboratories Electro-optic polarization modulation in multi-electrode waveguides
US4963949A (en) 1988-09-30 1990-10-16 The United States Of America As Represented Of The United States Department Of Energy Substrate structures for InP-based devices
US4952420A (en) 1988-10-12 1990-08-28 Advanced Dielectric Technologies, Inc. Vapor deposition patterning method
JPH02105910A (en) * 1988-10-14 1990-04-18 Hitachi Ltd Logic integrated circuit
US5063081A (en) 1988-11-14 1991-11-05 I-Stat Corporation Method of manufacturing a plurality of uniform microfabricated sensing devices having an immobilized ligand receptor
US5087829A (en) * 1988-12-07 1992-02-11 Hitachi, Ltd. High speed clock distribution system
US4965649A (en) 1988-12-23 1990-10-23 Ford Aerospace Corporation Manufacture of monolithic infrared focal plane arrays
US5028563A (en) 1989-02-24 1991-07-02 Laser Photonics, Inc. Method for making low tuning rate single mode PbTe/PbEuSeTe buried heterostructure tunable diode lasers and arrays
GB2230395B (en) 1989-03-15 1992-09-30 Matsushita Electric Works Ltd Semiconductor relay circuit
US4934777A (en) 1989-03-21 1990-06-19 Pco, Inc. Cascaded recirculating transmission line without bending loss limitations
JPH02306680A (en) * 1989-05-22 1990-12-20 Hikari Gijutsu Kenkyu Kaihatsu Kk Optoelectronic integrated circuit device and manufacture thereof
US5067809A (en) 1989-06-09 1991-11-26 Oki Electric Industry Co., Ltd. Opto-semiconductor device and method of fabrication of the same
US5594000A (en) * 1989-06-21 1997-01-14 Astra Ab Spirofurane derivatives
FR2650704B1 (en) 1989-08-01 1994-05-06 Thomson Csf Process for manufacturing by epitaxy of monocrystalline layers of materials with different lattice parameters
US5055445A (en) 1989-09-25 1991-10-08 Litton Systems, Inc. Method of forming oxidic high Tc superconducting materials on substantially lattice matched monocrystalline substrates utilizing liquid phase epitaxy
US4959702A (en) 1989-10-05 1990-09-25 Motorola, Inc. Si-GaP-Si heterojunction bipolar transistor (HBT) on Si substrate
US5051790A (en) 1989-12-22 1991-09-24 David Sarnoff Research Center, Inc. Optoelectronic interconnections for integrated circuits
US5997638A (en) * 1990-03-23 1999-12-07 International Business Machines Corporation Localized lattice-mismatch-accomodation dislocation network epitaxy
US5310707A (en) 1990-03-28 1994-05-10 Superconductivity Research Laboratory International Substrate material for the preparation of oxide superconductors
FR2661040A1 (en) 1990-04-13 1991-10-18 Thomson Csf Method for matching between two cristallised semiconductor materials, and semiconductor device.
US5358925A (en) 1990-04-18 1994-10-25 Board Of Trustees Of The Leland Stanford Junior University Silicon substrate having YSZ epitaxial barrier layer and an epitaxial superconducting layer
US5164359A (en) 1990-04-20 1992-11-17 Eaton Corporation Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate
US5018816A (en) 1990-06-11 1991-05-28 Amp Incorporated Optical delay switch and variable delay system
US5919522A (en) * 1995-03-31 1999-07-06 Advanced Technology Materials, Inc. Growth of BaSrTiO3 using polyamine-based precursors
US5188976A (en) * 1990-07-13 1993-02-23 Hitachi, Ltd. Manufacturing method of non-volatile semiconductor memory device
US5064781A (en) * 1990-08-31 1991-11-12 Motorola, Inc. Method of fabricating integrated silicon and non-silicon semiconductor devices
DE4029060C2 (en) 1990-09-13 1994-01-13 Forschungszentrum Juelich Gmbh A process for the production of components for electronic, electro-optical and optical components
US5060031A (en) 1990-09-18 1991-10-22 Motorola, Inc Complementary heterojunction field effect transistor with an anisotype N+ ga-channel devices
JP3028840B2 (en) * 1990-09-19 2000-04-04 株式会社日立製作所 Composite circuit of a bipolar transistor and mos transistor, and a semiconductor integrated circuit device using the same
FR2670050B1 (en) * 1990-11-09 1997-03-14 Thomson Csf Detector optoelectronic semiconductors.
US5418216A (en) 1990-11-30 1995-05-23 Fork; David K. Superconducting thin films on epitaxial magnesium oxide grown on silicon
US5387811A (en) * 1991-01-25 1995-02-07 Nec Corporation Composite semiconductor device with a particular bipolar structure
US5166761A (en) * 1991-04-01 1992-11-24 Midwest Research Institute Tunnel junction multiple wavelength light-emitting diodes
KR940005454B1 (en) * 1991-04-03 1994-06-18 김광호 Compound semiconductor device
US5225031A (en) 1991-04-10 1993-07-06 Martin Marietta Energy Systems, Inc. Process for depositing an oxide epitaxially onto a silicon substrate and structures prepared with the process
US5221413A (en) 1991-04-24 1993-06-22 At&T Bell Laboratories Method for making low defect density semiconductor heterostructure and devices made thereby
JPH07187892A (en) * 1991-06-28 1995-07-25 Internatl Business Mach Corp <Ibm> Silicon and formation thereof
JP3130575B2 (en) * 1991-07-25 2001-01-31 日本電気株式会社 Microwave millimeter-wave transceiver module
JPH0548072A (en) 1991-08-12 1993-02-26 Nippon Telegr & Teleph Corp <Ntt> Semiconductor element
US5238894A (en) * 1991-09-20 1993-08-24 Air Products And Chemcials, Inc. Hydroxyl group-containing amine-boron adducts as reduced odor catalyst compositions for the production of polyurethanes
US5283462A (en) * 1991-11-04 1994-02-01 Motorola, Inc. Integrated distributed inductive-capacitive network
JP2610076B2 (en) 1992-02-28 1997-05-14 松下電器産業株式会社 Hybrid integrated circuit and a method of manufacturing the same
US5155658A (en) 1992-03-05 1992-10-13 Bell Communications Research, Inc. Crystallographically aligned ferroelectric films usable in memories and method of crystallographically aligning perovskite films
US5270298A (en) 1992-03-05 1993-12-14 Bell Communications Research, Inc. Cubic metal oxide thin film epitaxially grown on silicon
US5238877A (en) * 1992-04-30 1993-08-24 The United States Of America As Represented By The Secretary Of The Navy Conformal method of fabricating an optical waveguide on a semiconductor substrate
US5326721A (en) 1992-05-01 1994-07-05 Texas Instruments Incorporated Method of fabricating high-dielectric constant oxides on semiconductors using a GE buffer layer
US5365477A (en) * 1992-06-16 1994-11-15 The United States Of America As Represented By The Secretary Of The Navy Dynamic random access memory device
WO1994007270A1 (en) * 1992-09-14 1994-03-31 Conductus, Inc. Improved barrier layers for oxide superconductor devices and circuits
US5514484A (en) 1992-11-05 1996-05-07 Fuji Xerox Co., Ltd. Oriented ferroelectric thin film
JPH06151872A (en) 1992-11-09 1994-05-31 Mitsubishi Kasei Corp Fet device
DE69331538D1 (en) 1992-12-01 2002-03-21 Matsushita Electric Ind Co Ltd A method for manufacturing a thin film electrical
US5248564A (en) 1992-12-09 1993-09-28 Bell Communications Research, Inc. C-axis perovskite thin films grown on silicon dioxide
US5347157A (en) 1992-12-17 1994-09-13 Eastman Kodak Company Multilayer structure having a (111)-oriented buffer layer
US5430397A (en) * 1993-01-27 1995-07-04 Hitachi, Ltd. Intra-LSI clock distribution circuit
JP3248636B2 (en) 1993-02-03 2002-01-21 日本電信電話株式会社 The method for manufacturing a composite semiconductor circuit device
US5642371A (en) * 1993-03-12 1997-06-24 Kabushiki Kaisha Toshiba Optical transmission apparatus
JP3425185B2 (en) 1993-03-26 2003-07-07 日本オプネクスト株式会社 Semiconductor element
US5315128A (en) * 1993-04-30 1994-05-24 At&T Bell Laboratories Photodetector with a resonant cavity
JPH06327862A (en) 1993-05-19 1994-11-29 Brother Ind Ltd Failure position detecting device in automatically controlled sewing machine
US5456205A (en) 1993-06-01 1995-10-10 Midwest Research Institute System for monitoring the growth of crystalline films on stationary substrates
US5450812A (en) 1993-07-30 1995-09-19 Martin Marietta Energy Systems, Inc. Process for growing a film epitaxially upon an oxide surface and structures formed with the process
JP3644980B2 (en) * 1993-09-06 2005-05-11 株式会社ルネサステクノロジ A method of manufacturing a semiconductor device
WO1995017768A1 (en) * 1993-12-20 1995-06-29 General Electronic Company Address line repair structure and method for thin film imager devices
US6469357B1 (en) 1994-03-23 2002-10-22 Agere Systems Guardian Corp. Article comprising an oxide layer on a GaAs or GaN-based semiconductor body
US5478653A (en) 1994-04-04 1995-12-26 Guenzer; Charles S. Bismuth titanate as a template layer for growth of crystallographically oriented silicon
US5436181A (en) * 1994-04-18 1995-07-25 Texas Instruments Incorporated Method of self aligning an emitter contact in a heterojunction bipolar transistor
US5828080A (en) 1994-08-17 1998-10-27 Tdk Corporation Oxide thin film, electronic device substrate and electronic device
US5754714A (en) * 1994-09-17 1998-05-19 Kabushiki Kaisha Toshiba Semiconductor optical waveguide device, optical control type optical switch, and wavelength conversion device
JPH09139480A (en) * 1995-01-27 1997-05-27 Toshiba Corp Thin film capacitor and semiconductor storage device utilizing the capacitor
US5563428A (en) * 1995-01-30 1996-10-08 Ek; Bruce A. Layered structure of a substrate, a dielectric layer and a single crystal layer
US5574744A (en) * 1995-02-03 1996-11-12 Motorola Optical coupler
US5670798A (en) 1995-03-29 1997-09-23 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
JP3557011B2 (en) * 1995-03-30 2004-08-25 株式会社東芝 Semiconductor light-emitting device, and a manufacturing method thereof
EP0736915A1 (en) * 1995-04-03 1996-10-09 Seiko Epson Corporation Piezoelectric thin film, method for producing the same, and ink jet recording head using the thin film
US6233435B1 (en) * 1997-10-14 2001-05-15 Telecommunications Equipment Corporation Multi-function interactive communications system with circularly/elliptically polarized signal transmission and reception
US6151240A (en) * 1995-06-01 2000-11-21 Sony Corporation Ferroelectric nonvolatile memory and oxide multi-layered structure
KR100189966B1 (en) 1995-06-13 1999-06-01 윤종용 Mos transistor of soi structure and method for manufacturing the same
US5753934A (en) 1995-08-04 1998-05-19 Tok Corporation Multilayer thin film, substrate for electronic device, electronic device, and preparation of multilayer oxide thin film
JP3310881B2 (en) * 1995-08-04 2002-08-05 ティーディーケイ株式会社 Laminated thin film, a substrate for an electronic device, an electronic device and a method of manufacturing the laminated thin film
US5760740A (en) * 1995-08-08 1998-06-02 Lucent Technologies, Inc. Apparatus and method for electronic polarization correction
JPH0964477A (en) * 1995-08-25 1997-03-07 Toshiba Corp Semiconductor light emitting element and its manufacture
JP3137880B2 (en) * 1995-08-25 2001-02-26 ティーディーケイ株式会社 Ferroelectric thin film, a method of manufacturing an electronic device and a ferroelectric thin film
US5985404A (en) * 1996-08-28 1999-11-16 Tdk Corporation Recording medium, method of making, and information processing apparatus
US5830270A (en) 1996-08-05 1998-11-03 Lockheed Martin Energy Systems, Inc. CaTiO3 Interfacial template structure on semiconductor-based material and the growth of electroceramic thin-films in the perovskite class
EP1199173B1 (en) * 1996-10-29 2009-04-29 Panasonic Corporation Ink jet recording apparatus and its manufacturing method
US5719417A (en) * 1996-11-27 1998-02-17 Advanced Technology Materials, Inc. Ferroelectric integrated circuit structure
US5912068A (en) 1996-12-05 1999-06-15 The Regents Of The University Of California Epitaxial oxides on amorphous SiO2 on single crystal silicon
US5741724A (en) 1996-12-27 1998-04-21 Motorola Method of growing gallium nitride on a spinel substrate
GB2321114B (en) * 1997-01-10 2001-02-21 Lasor Ltd An optical modulator
US5952695A (en) 1997-03-05 1999-09-14 International Business Machines Corporation Silicon-on-insulator and CMOS-on-SOI double film structures
US6022671A (en) * 1997-03-11 2000-02-08 Lightwave Microsystems Corporation Method of making optical interconnects with hybrid construction
JPH10265948A (en) * 1997-03-25 1998-10-06 Rohm Co Ltd Substrate for semiconductor device and manufacture of the same
US5906951A (en) * 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
EP1016129B2 (en) 1997-06-24 2009-06-10 Massachusetts Institute Of Technology Controlling threading dislocation densities using graded layers and planarization
JP3813740B2 (en) 1997-07-11 2006-08-23 Tdk株式会社 A substrate for an electronic device
US6020243A (en) * 1997-07-24 2000-02-01 Texas Instruments Incorporated Zirconium and/or hafnium silicon-oxynitride gate dielectric
US6002375A (en) 1997-09-02 1999-12-14 Motorola, Inc. Multi-substrate radio-frequency circuit
EP1036412A1 (en) 1997-09-16 2000-09-20 Massachusetts Institute Of Technology CO-PLANAR Si AND Ge COMPOSITE SUBSTRATE AND METHOD OF PRODUCING SAME
US6204525B1 (en) * 1997-09-22 2001-03-20 Murata Manufacturing Co., Ltd. Ferroelectric thin film device and method of producing the same
US6181920B1 (en) * 1997-10-20 2001-01-30 Ericsson Inc. Transmitter that selectively polarizes a radio wave
JP3521711B2 (en) 1997-10-22 2004-04-19 松下電器産業株式会社 Karaoke playback device
JPH11123868A (en) 1997-10-24 1999-05-11 Mitsubishi Kagaku Polyester Film Kk White polyester medium to be recorded
JP4002643B2 (en) * 1997-11-12 2007-11-07 昭和電工株式会社 Epitaxial wafer composed of single crystal substrate and the grown gallium nitride-based compound semiconductor crystal thereon
US6110840A (en) * 1998-02-17 2000-08-29 Motorola, Inc. Method of passivating the surface of a Si substrate
JPH11274467A (en) * 1998-03-26 1999-10-08 Murata Mfg Co Ltd Photo-electronic integrated-circuit device
US6051874A (en) * 1998-04-01 2000-04-18 Citizen Watch Co., Ltd. Diode formed in a surface silicon layer on an SOI substrate
US6055179A (en) 1998-05-19 2000-04-25 Canon Kk Memory device utilizing giant magnetoresistance effect
US6064078A (en) 1998-05-22 2000-05-16 Xerox Corporation Formation of group III-V nitride films on sapphire substrates with reduced dislocation densities
US6888175B1 (en) 1998-05-29 2005-05-03 Massachusetts Institute Of Technology Compound semiconductor structure with lattice and polarity matched heteroepitaxial layers
US6113690A (en) 1998-06-08 2000-09-05 Motorola, Inc. Method of preparing crystalline alkaline earth metal oxides on a Si substrate
KR20000003975A (en) 1998-06-30 2000-01-25 김영환 Method for manufacturing bonding-type soi wafer having a field oxide
JP2000022128A (en) * 1998-07-06 2000-01-21 Murata Mfg Co Ltd Semiconductor light-emitting device and optoelectronic integrated circuit device
JP3450713B2 (en) * 1998-07-21 2003-09-29 富士通カンタムデバイス株式会社 Semiconductor device and manufacturing method thereof, manufacturing method of a microstrip line
US6103008A (en) 1998-07-30 2000-08-15 Ut-Battelle, Llc Silicon-integrated thin-film structure for electro-optic applications
US6232806B1 (en) * 1998-10-21 2001-05-15 International Business Machines Corporation Multiple-mode clock distribution apparatus and method with adaptive skew compensation
US6355939B1 (en) 1998-11-03 2002-03-12 Lockheed Martin Corporation Multi-band infrared photodetector
JP2000278085A (en) * 1999-03-24 2000-10-06 Yamaha Corp Surface acoustic wave element
JP2001138529A (en) * 1999-03-25 2001-05-22 Seiko Epson Corp Method for manufacturing piezoelectric element
US6143072A (en) 1999-04-06 2000-11-07 Ut-Battelle, Llc Generic process for preparing a crystalline oxide upon a group IV semiconductor substrate
US6326667B1 (en) * 1999-09-09 2001-12-04 Kabushiki Kaisha Toshiba Semiconductor devices and methods for producing semiconductor devices
US6329277B1 (en) * 1999-10-14 2001-12-11 Advanced Micro Devices, Inc. Method of forming cobalt silicide
US6362558B1 (en) * 1999-12-24 2002-03-26 Kansai Research Institute Piezoelectric element, process for producing the same and ink jet recording head
US6445724B2 (en) * 2000-02-23 2002-09-03 Sarnoff Corporation Master oscillator vertical emission laser
KR100430751B1 (en) * 2000-02-23 2004-05-10 주식회사 세라콤 Method for Single Crystal Growth of Perovskite Oxides
US6415140B1 (en) * 2000-04-28 2002-07-02 Bae Systems Aerospace Inc. Null elimination in a space diversity antenna system
US6661940B2 (en) * 2000-07-21 2003-12-09 Finisar Corporation Apparatus and method for rebroadcasting signals in an optical backplane bus system
DE60124766T2 (en) * 2000-08-04 2007-10-11 Amberwave Systems Corp. Silicon wafer with monolithic optoelectronic components
US6501121B1 (en) * 2000-11-15 2002-12-31 Motorola, Inc. Semiconductor structure
US6472319B2 (en) * 2000-12-19 2002-10-29 Samsung Electronics Co., Ltd. Method for manufacturing capacitor of semiconductor memory device by two-step thermal treatment
US6524651B2 (en) * 2001-01-26 2003-02-25 Battelle Memorial Institute Oxidized film structure and method of making epitaxial metal oxide structure
US6528374B2 (en) * 2001-02-05 2003-03-04 International Business Machines Corporation Method for forming dielectric stack without interfacial layer
US6498358B1 (en) * 2001-07-20 2002-12-24 Motorola, Inc. Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating
US6589887B1 (en) * 2001-10-11 2003-07-08 Novellus Systems, Inc. Forming metal-derived layers by simultaneous deposition and evaporation of metal

Patent Citations (103)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6184044B2 (en) *
US6180486B2 (en) *
US6184144B2 (en) *
US6180252B2 (en) *
US4006989A (en) * 1972-10-02 1977-02-08 Raytheon Company Laser gyroscope
US3935031A (en) * 1973-05-07 1976-01-27 New England Institute, Inc. Photovoltaic cell with enhanced power output
US4146297A (en) * 1978-01-16 1979-03-27 Bell Telephone Laboratories, Incorporated Tunable optical waveguide directional coupler filter
US4424589A (en) * 1980-04-11 1984-01-03 Coulter Systems Corporation Flat bed scanner system and method
US4439014A (en) * 1981-11-13 1984-03-27 Mcdonnell Douglas Corporation Low voltage electro-optic modulator
US4901133A (en) * 1986-04-02 1990-02-13 Texas Instruments Incorporated Multilayer semi-insulating film for hermetic wafer passivation and method for making same
US4891091A (en) * 1986-07-14 1990-01-02 Gte Laboratories Incorporated Method of epitaxially growing compound semiconductor materials
US4815084A (en) * 1987-05-20 1989-03-21 Spectra Diode Laboratories, Inc. Semiconductor laser with integrated optical elements
US4896194A (en) * 1987-07-08 1990-01-23 Nec Corporation Semiconductor device having an integrated circuit formed on a compound semiconductor layer
US5081062A (en) * 1987-08-27 1992-01-14 Prahalad Vasudev Monolithic integration of silicon on insulator and gallium arsenide semiconductor technologies
US4802182A (en) * 1987-11-05 1989-01-31 Xerox Corporation Monolithic two dimensional waveguide coupled cavity laser/modulator
US4912087A (en) * 1988-04-15 1990-03-27 Ford Motor Company Rapid thermal annealing of superconducting oxide precursor films on Si and SiO2 substrates
US5484664A (en) * 1988-04-27 1996-01-16 Fujitsu Limited Hetero-epitaxially grown compound semiconductor substrate
US4910164A (en) * 1988-07-27 1990-03-20 Texas Instruments Incorporated Method of making planarized heterostructures using selective epitaxial growth
US5391515A (en) * 1988-10-28 1995-02-21 Texas Instruments Incorporated Capped anneal
US5286985A (en) * 1988-11-04 1994-02-15 Texas Instruments Incorporated Interface circuit operable to perform level shifting between a first type of device and a second type of device
US4999842A (en) * 1989-03-01 1991-03-12 At&T Bell Laboratories Quantum well vertical cavity laser
US4984043A (en) * 1989-03-02 1991-01-08 Thunderbird Technologies, Inc. Fermi threshold field effect transistor
US5198269A (en) * 1989-04-24 1993-03-30 Battelle Memorial Institute Process for making sol-gel deposited ferroelectric thin films insensitive to their substrates
US5081519A (en) * 1990-01-19 1992-01-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5608046A (en) * 1990-07-27 1997-03-04 Isis Pharmaceuticals, Inc. Conjugated 4'-desmethyl nucleoside analog compounds
US5395663A (en) * 1990-08-24 1995-03-07 Kawasaki Jukogyo Kabushiki Kaisha Process for producing a perovskite film by irradiating a target of the perovskite with a laser beam and simultaneously irradiating the substrate upon which the perovskite is deposited with a laser beam
US5194917A (en) * 1990-08-27 1993-03-16 Standard Elektrik Lorenz Aktiengesellschaft Fiber-optic gyroscope integrated on a silicon substrate
US5281834A (en) * 1990-08-31 1994-01-25 Motorola, Inc. Non-silicon and silicon bonded structure and method of manufacture
US5880452A (en) * 1990-11-15 1999-03-09 Geo Labs, Inc. Laser based PCMCIA data collection system with automatic triggering for portable applications and method of use
US5191625A (en) * 1991-04-10 1993-03-02 Telefonaktiebolaget L M Ericsson Terminal for a frequency divided, optical communication system
US5482003A (en) * 1991-04-10 1996-01-09 Martin Marietta Energy Systems, Inc. Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process
US5185589A (en) * 1991-05-17 1993-02-09 Westinghouse Electric Corp. Microwave film bulk acoustic resonator and manifolded filter bank
US5194397A (en) * 1991-06-05 1993-03-16 International Business Machines Corporation Method for controlling interfacial oxide at a polycrystalline/monocrystalline silicon interface
US5280013A (en) * 1991-07-05 1994-01-18 Conductus, Inc. Method of preparing high temperature superconductor films on opposite sides of a substrate
US5397428A (en) * 1991-12-20 1995-03-14 The University Of North Carolina At Chapel Hill Nucleation enhancement for chemical vapor deposition of diamond
US5492859A (en) * 1992-01-31 1996-02-20 Canon Kk Method for producing semiconductor device substrate by bonding a porous layer and an amorphous layer
US6345424B1 (en) * 1992-04-23 2002-02-12 Seiko Epson Corporation Production method for forming liquid spray head
US5393352A (en) * 1992-05-01 1995-02-28 Texas Instruments Incorporated Pb/Bi-containing high-dielectric constant oxides using a non-P/Bi-containing perovskite as a buffer layer
US5399898A (en) * 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
US5602418A (en) * 1992-08-07 1997-02-11 Asahi Kasei Kogyo Kabushiki Kaisha Nitride based semiconductor device and manufacture thereof
US5494711A (en) * 1993-01-12 1996-02-27 Murata Manufacturing Co., Ltd. Method of preparing InSb thin film
US5293050A (en) * 1993-03-25 1994-03-08 International Business Machines Corporation Semiconductor quantum dot light emitting/detecting devices
US5480829A (en) * 1993-06-25 1996-01-02 Motorola, Inc. Method of making a III-V complementary heterostructure device with compatible non-gold ohmic contacts
US5596205A (en) * 1993-07-12 1997-01-21 Peregrine Semiconductor Corporation High-frequency wireless communication system on a single ultrathin silicon on sapphire chip
US5394489A (en) * 1993-07-27 1995-02-28 At&T Corp. Wavelength division multiplexed optical communication transmitters
US5603764A (en) * 1994-01-07 1997-02-18 Sumitomo Chemical Company, Limited Process for crystal growth of III-V group compound semiconductor
US5481102A (en) * 1994-03-31 1996-01-02 Hazelrigg, Jr.; George A. Micromechanical/microelectromechanical identification devices and methods of fabrication and encoding thereof
US5883564A (en) * 1994-04-18 1999-03-16 General Motors Corporation Magnetic field sensor having high mobility thin indium antimonide active layer on thin aluminum indium antimonide buffer layer
US5491461A (en) * 1994-05-09 1996-02-13 General Motors Corporation Magnetic field sensor on elemental semiconductor substrate with electric field reduction means
US5596214A (en) * 1994-05-30 1997-01-21 Nec Corporation Non-volatile semiconductor memory device having a metal-insulator-semiconductor gate structure and method for fabricating the same
US5873977A (en) * 1994-09-02 1999-02-23 Sharp Kabushiki Kaisha Dry etching of layer structure oxides
US5731220A (en) * 1994-09-30 1998-03-24 Texas Instruments Incorporated Method of making barium strontium titanate (BST) thin film by erbium donor doping
US5486406A (en) * 1994-11-07 1996-01-23 Motorola Green-emitting organometallic complexes for use in light emitting devices
US5889296A (en) * 1994-11-15 1999-03-30 Fujitsu Limited Semiconductor optical device and an optical processing system that uses such a semiconductor optical system
US5610744A (en) * 1995-02-16 1997-03-11 Board Of Trustees Of The University Of Illinois Optical communications and interconnection networks having opto-electronic switches and direct optical routers
US5886867A (en) * 1995-03-21 1999-03-23 Northern Telecom Limited Ferroelectric dielectric for integrated circuit applications at microwave frequencies
US5606184A (en) * 1995-05-04 1997-02-25 Motorola, Inc. Heterostructure field effect device having refractory ohmic contact directly on channel layer and method for making
US5614739A (en) * 1995-06-02 1997-03-25 Motorola HIGFET and method
US6208453B1 (en) * 1995-06-19 2001-03-27 Northwestern University Oriented niobate ferroelectric thin films for electrical and optical devices
US6011641A (en) * 1995-07-06 2000-01-04 Korea Advanced Institute Of Science And Technology Wavelength insensitive passive polarization converter employing electro-optic polymer waveguides
US5883996A (en) * 1995-09-29 1999-03-16 Motorola, Inc. Electronic component for aligning a light transmitting structure
US6022963A (en) * 1995-12-15 2000-02-08 Affymetrix, Inc. Synthesis of oligonucleotide arrays using photocleavable protecting groups
US5879956A (en) * 1995-12-27 1999-03-09 Lg Semicon Co., Ltd. Method of forming a perovskite structure semiconductor capacitor
US5861966A (en) * 1995-12-27 1999-01-19 Nynex Science & Technology, Inc. Broad band optical fiber telecommunications network
US5729394A (en) * 1996-01-24 1998-03-17 Hewlett-Packard Company Multi-direction optical data port
US5874860A (en) * 1996-02-06 1999-02-23 Motorola, Inc. High frequency amplifier and control
US6022140A (en) * 1996-05-07 2000-02-08 Braun Thermoscan Enhanced protective lens cover for an infrared thermometer
US5729641A (en) * 1996-05-30 1998-03-17 Sdl, Inc. Optical device employing edge-coupled waveguide geometry
US5733641A (en) * 1996-05-31 1998-03-31 Xerox Corporation Buffered substrate for semiconductor devices
US6028853A (en) * 1996-06-07 2000-02-22 Telefonaktiebolaget Lm Ericsson Method and arrangement for radio communication
US6039803A (en) * 1996-06-28 2000-03-21 Massachusetts Institute Of Technology Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon
US5863326A (en) * 1996-07-03 1999-01-26 Cermet, Inc. Pressurized skull crucible for crystal growth using the Czochralski technique
US5858814A (en) * 1996-07-17 1999-01-12 Lucent Technologies Inc. Hybrid chip and method therefor
US6023082A (en) * 1996-08-05 2000-02-08 Lockheed Martin Energy Research Corporation Strain-based control of crystal anisotropy for perovskite oxides on semiconductor-based material
US5734672A (en) * 1996-08-06 1998-03-31 Cutting Edge Optronics, Inc. Smart laser diode array assembly and operating method using same
US6180252B1 (en) * 1996-08-12 2001-01-30 Energenius, Inc. Semiconductor supercapacitor system, method for making same and articles produced therefrom
US5888296A (en) * 1996-09-16 1999-03-30 Motorola, Inc. Method for making a ferroelectric semiconductor device and a layered structure
US5725641A (en) * 1996-10-30 1998-03-10 Macleod; Cheryl A. Lightfast inks for ink-jet printing
US6175555B1 (en) * 1997-02-24 2001-01-16 At&T Wireless Svcs. Inc. Transmit/receive compensation
US5872493A (en) * 1997-03-13 1999-02-16 Nokia Mobile Phones, Ltd. Bulk acoustic wave (BAW) filter having a top portion that includes a protective acoustic mirror
US5857049A (en) * 1997-05-05 1999-01-05 Lucent Technologies, Inc., Precision alignment of optoelectronic devices
US5869845A (en) * 1997-06-26 1999-02-09 Texas Instruments Incorporated Resonant tunneling memory
US6174755B1 (en) * 1997-08-20 2001-01-16 Micron Technology, Inc. Methods of forming SOI insulator layers and methods of forming transistor devices
US6184144B1 (en) * 1997-10-10 2001-02-06 Cornell Research Foundation, Inc. Methods for growing defect-free heteroepitaxial layers
US6197503B1 (en) * 1997-11-26 2001-03-06 Ut-Battelle, Llc Integrated circuit biochip microsystem containing lens
US6184044B1 (en) * 1997-12-10 2001-02-06 Nec Corporation Thin film capacitor including perovskite-type oxide layers having columnar structure and granular structure
US6020222A (en) * 1997-12-16 2000-02-01 Advanced Micro Devices, Inc. Silicon oxide insulator (SOI) semiconductor having selectively linked body
US6339664B1 (en) * 1998-02-20 2002-01-15 British Technology Group Intercorporate Licensing Limited Wavelength division multiplexing
US6011646A (en) * 1998-02-20 2000-01-04 The Regents Of The Unviersity Of California Method to adjust multilayer film stress induced deformation of optics
US6359330B1 (en) * 1998-05-25 2002-03-19 Alcatel Optoelectronic module and method for stabilizing its temperature
US6204737B1 (en) * 1998-06-02 2001-03-20 Nokia Mobile Phones, Ltd Piezoelectric resonator structures with a bending element performing a voltage controlled switching function
US6338756B2 (en) * 1998-06-30 2002-01-15 Seh America, Inc. In-situ post epitaxial treatment process
US6022410A (en) * 1998-09-01 2000-02-08 Motorola, Inc. Alkaline-earth metal silicides on silicon
US6191011B1 (en) * 1998-09-28 2001-02-20 Ag Associates (Israel) Ltd. Selective hemispherical grain silicon deposition
US6175497B1 (en) * 1998-09-30 2001-01-16 World Wiser Electronics Inc. Thermal vias-provided cavity-down IC package structure
US6343171B1 (en) * 1998-10-09 2002-01-29 Fujitsu Limited Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making
US6173474B1 (en) * 1999-01-08 2001-01-16 Fantom Technologies Inc. Construction of a vacuum cleaner head
US6180486B1 (en) * 1999-02-16 2001-01-30 International Business Machines Corporation Process of fabricating planar and densely patterned silicon-on-insulator structure
US6340788B1 (en) * 1999-12-02 2002-01-22 Hughes Electronics Corporation Multijunction photovoltaic cells and panels using a silicon or silicon-germanium active substrate cell for space and terrestrial applications
US6348373B1 (en) * 2000-03-29 2002-02-19 Sharp Laboratories Of America, Inc. Method for improving electrical properties of high dielectric constant films
US20020008234A1 (en) * 2000-06-28 2002-01-24 Motorola, Inc. Mixed-signal semiconductor structure, device including the structure, and methods of forming the device and the structure
US20020030246A1 (en) * 2000-06-28 2002-03-14 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices not lattice matched to the substrate
US20020006245A1 (en) * 2000-07-11 2002-01-17 Yoshinobu Kubota Optical circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050050971A1 (en) * 2003-01-06 2005-03-10 Horning Robert D. Methods and structure for improving wafer bow control

Also Published As

Publication number Publication date Type
CN1222032C (en) 2005-10-05 grant
EP1258031A1 (en) 2002-11-20 application
WO2001059836A1 (en) 2001-08-16 application
US7067856B2 (en) 2006-06-27 grant
CA2399394A1 (en) 2001-08-16 application
EP1258039A1 (en) 2002-11-20 application
CA2400513A1 (en) 2001-08-16 application
US6392257B1 (en) 2002-05-21 grant
US20020074624A1 (en) 2002-06-20 application
US20040149203A1 (en) 2004-08-05 application
CN1416590A (en) 2003-05-07 application
JP2003523081A (en) 2003-07-29 application
WO2001059820A1 (en) 2001-08-16 application
JP2003523078A (en) 2003-07-29 application
CN1398430A (en) 2003-02-19 application
KR20020075403A (en) 2002-10-04 application
WO2001059820A8 (en) 2001-11-15 application
KR20020077678A (en) 2002-10-12 application
KR20020086514A (en) 2002-11-18 application
WO2001059821A8 (en) 2001-11-15 application
CN1261978C (en) 2006-06-28 grant
EP1258027A2 (en) 2002-11-20 application
JP2003523083A (en) 2003-07-29 application
CN1398423A (en) 2003-02-19 application
KR20020077907A (en) 2002-10-14 application
US20020047123A1 (en) 2002-04-25 application
WO2001059814A2 (en) 2001-08-16 application
US20020047143A1 (en) 2002-04-25 application
WO2001059821A1 (en) 2001-08-16 application
CN1416591A (en) 2003-05-07 application
US20040149202A1 (en) 2004-08-05 application
US20040150076A1 (en) 2004-08-05 application
WO2001059835A1 (en) 2001-08-16 application
JP2003523080A (en) 2003-07-29 application
US20040150003A1 (en) 2004-08-05 application
WO2001059822A1 (en) 2001-08-16 application
CN1398429A (en) 2003-02-19 application
EP1258030A1 (en) 2002-11-20 application
WO2001059837A1 (en) 2001-08-16 application
EP1258038A1 (en) 2002-11-20 application
JP2003523084A (en) 2003-07-29 application
WO2001059814A3 (en) 2002-04-18 application

Similar Documents

Publication Publication Date Title
US6455398B1 (en) Silicon on III-V semiconductor bonding for monolithic optoelectronic integration
US4614564A (en) Process for selectively patterning epitaxial film growth on a semiconductor substrate
US5420458A (en) Semiconductor device and method of manufacture thereof
US5741724A (en) Method of growing gallium nitride on a spinel substrate
US5356831A (en) Method of making a monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate
US5518953A (en) Method for manufacturing semiconductor device having grown layer on insulating layer
US6680495B2 (en) Silicon wafer with embedded optoelectronic material for monolithic OEIC
US6355945B1 (en) Semiconductor optical device and optoelectronic integrated circuit device including a ZnO buffer layer
Eisenbeiser et al. GaAs MESFETs fabricated on Si substrates using a SrTiO 3 buffer layer
US20110180857A1 (en) Structure having silicon cmos transistors with column iii-v transistors on a common substrate
US5312765A (en) Method of fabricating three dimensional gallium arsenide microelectronic device
US4896194A (en) Semiconductor device having an integrated circuit formed on a compound semiconductor layer
US20040012037A1 (en) Hetero-integration of semiconductor materials on silicon
Fischer et al. A dc and microwave comparison of GaAs MESFET's on GaAs and Si substrates
Shaw Epitaxial GaAs on Si: Progress and potential applications
US20010013313A1 (en) Apparatus for fabricating semiconductor structures and method of forming the structures
US5084409A (en) Method for patterned heteroepitaxial growth
US20030017626A1 (en) Method and apparatus for controlling propagation of dislocations in semiconductor structures and devices
US20030013223A1 (en) Structure and method for fabricating semiconductor structures and devices utilizing the formation of a compliant III-V arsenide nitride substrate used to form the same
US20030022395A1 (en) Structure and method for fabricating an integrated phased array circuit
US6559471B2 (en) Quantum well infrared photodetector and method for fabricating same
US6211095B1 (en) Method for relieving lattice mismatch stress in semiconductor devices
US20030020565A1 (en) MEMS resonators and methods for manufacturing MEMS resonators
US20020144725A1 (en) Semiconductor structure suitable for forming a solar cell, device including the structure, and methods of forming the device and structure
US20030015700A1 (en) Suitable semiconductor structure for forming multijunction solar cell and method for forming the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015735/0156

Effective date: 20041210

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015735/0156

Effective date: 20041210