US20040225907A1 - Sleep state transitioning - Google Patents

Sleep state transitioning Download PDF

Info

Publication number
US20040225907A1
US20040225907A1 US10862946 US86294604A US2004225907A1 US 20040225907 A1 US20040225907 A1 US 20040225907A1 US 10862946 US10862946 US 10862946 US 86294604 A US86294604 A US 86294604A US 2004225907 A1 US2004225907 A1 US 2004225907A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
memory
software
processor
system
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10862946
Inventor
Satchit Jain
Sung-Soo Cho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • G06F1/3237Power saving by disabling clock generation or distribution
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • G06F1/3287Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4418Suspend and resume; Hibernate and awake
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/12Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply acting upon the main processing unit
    • Y02D10/128Clock disabling
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/17Power management
    • Y02D10/171Selective power distribution

Abstract

A system has a processor with multiple states, including an awake state and a sleep state, a memory subsystem including a memory controller and memory devices, and a second memory. The system uses software in the second memory to initialize the memory controller upon a transition from a sleep state to an awake state. The system detects a wake event trigger, and in response to the wake event trigger, executes software stored in the second memory to initialize the memory controller, and then executes software out of the first memory after the initialization.

Description

    FIELD OF THE INVENTION
  • This invention relates to sleep state transitioning. [0001]
  • BACKGROUND
  • To implement low power “sleep” states in processor systems, INTEL(TM) and others have proposed the Advanced Configuration and Power Interface Specification (“ACPI”). ACPI defines an interface between the operating system and hardware that allows operating systems and hardware to interact, while permitting the design of operating systems and hardware to evolve independently. The description of the S[0002] 1 and S2 sleep states found in the ACPI Specification, Revision 1.0b, released Feb. 2, 1999 is reproduced in an Appendix to this specification.
  • RAM subsystems can also have low power states. In some RAM subsystems, a memory controller communicates with the memory chips using a particular protocol. The memory controller is an intelligent device that is initialized before it begins the normal operation of reading data from and writing data to the memory chips. In the RDRAM(™) RAM subsystem, developed by RAMBUS(™), Inc. of Mountainview Calif., the memory controller includes a RAMBUS ASIC Cell (“RAC”) that controls the electrical interface to the memory chips, performs multiplexing and demultiplexing functions, and converts data between a high speed proprietary serialized interface to the memory chips and the lower speed parallel interface used by the processor. The RDRAM subsystem can be powered down to conserve power. The RDRAM subsystem must be reinitialized after being powered down. [0003]
  • SUMMARY OF THE INVENTION
  • A system has a processor with multiple states, including an awake state and a sleep state, a memory subsystem including a memory controller and memory devices, and a second memory. The system uses software in the second memory to initialize the memory controller upon a transition from a sleep state to an awake state. The system detects a wake event trigger, and in response to the wake event trigger, executes software stored in the second memory to initialize the memory controller, and then executes software out of the first memory after the initialization. [0004]
  • In another aspect of the invention, the memory subsystem is RAM based and stores some or all of the operating system software. The software that initializes the memory controller is stored in the BIOS storage device. Prior to transitioning from an awake state to a sleep state, the operating system controls the preparation for the transition.[0005]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram of a processor system incorporating the invention. [0006]
  • FIG. 2 is a flow chart depicting a set of state transitions performed by the system of FIG. 1. [0007]
  • FIG. 3 is a flow chart depicting a transition to and from the S[0008] 1 state performed by the system of FIG. 1.
  • FIG. 4 is a flow chart depicting a transition to and from the S[0009] 2 state performed by the system of FIG. 1.
  • FIG. 5 is a block diagram illustrating another processor system. [0010]
  • FIG. 6 illustrates another processor system.[0011]
  • DETAILED DESCRIPTION
  • As shown in FIG. 1, a processor [0012] 10 is connected to a memory controller hub 20. The processor may be a Pentium II class processor, other general purpose processor, or dedicated controller. The processor may be part of a work station, desktop personal computer, portable computer, or telecommunications, video, or graphics device. Memory controller hub 20 is connected to, and controls, main memory 30. Memory controller hub 20 also handles graphics traffic and traffic to and from the I/O controller hub. Main memory 30 can be, for example, a. RAMBUS memory system including multiple memory modules, each holding RDRAM memory chips. The individual modules can be of a comparable size to standard dual inline memory modules.
  • The memory controller hub [0013] 20 interacts with main memory 30 using a packetized protocol. The memory controller acts as an interpreter between the RAM bus and processor 10 so that the processor does not need to concern itself with the details of the RAM structure or operation. Other high speed RAM technologies using a memory controller to access main memory may be used as well.
  • Memory controller hub [0014] 20 and main memory 30 are clocked by memory clock 40. For example, main memory may be differentially clocked at 400 MHZ using dual phase clocking to provide an effective clock rate of 800 MHZ. The processor is clocked by processor clock 50. Also coupled to processor 10 via I/O controller hub 55 is nonvolatile memory 60. The nonvolatile memory 60 may be ROM, EPROM, EEPROM, battery-backed RAM, and the like. The nonvolatile memory 60 stores the BIOS (basic input/output software) and may include SMM (system management mode software). The SMM may also reside in the main memory.
  • The nonvolatile memory [0015] 60 stores the initialization software 70 used to initialize memory controller hub 20. Initialization software 70 may be part of the BIOS or part of the SMM software, if present. In some applications, the initialization software may be independent of the BIOS, for example, in systems that do not have BIOS software external to processor 10. Memory controller hub 20 includes internal registers 90 that control the address space mapping (“PAM registers”). These registers control whether the address generator looks to nonvolatile memory 60 for instructions and data or looks to main memory 30. Alternately, the PAM registers may reside in I/O controller hub 55 or in a separate well in the processor such that power is not lost when processor 10 is powered down. Connected to processor 10 is display or graphics controller 95.
  • Processor [0016] 10 may include cache 110 to speed up memory access time. The cache may be internal to the processor chip or package and may also be external. I/O controller 55 contains a wake trigger state machine 100 to process wake event triggers received from outside the processor. State machine 100 can also reside in memory controller hub 20 or processor 10. This state machine enables the processor to respond to wake events at a time before any software begins to execute.
  • Once the system is running, the system is in an awake state, memory controller hub [0017] 20 is initialized, portions of operating system 80 are loaded into main memory 30, and the system is in normal operation.
  • Referring to FIG. 2, the operating system may determine that power should be conserved and that the system should enter a sleep state. This determination may be triggered based on an innumerable host of factors, such as a system idle time out, a request from a user, a request from a hardware device, such as a low battery or high temperature indication, or a request from an applications program. [0018]
  • Before entering a sleep state, in step [0019] 200 the operating system prepares for the transition. This preparation may include housekeeping tasks, cache flushing, context saving, and the like. The operating system may also determine which devices are to be placed in a “sleep” state. In circumstances where a system is designed to maximize power savings, the entire system may be placed in a sleep state. In more simple designs, only the processor and the memory subsystem may be placed in a sleep state, while peripherals are left either fully powered or turned off. The operating system also selects the desired sleep state and sets the appropriate bit or bits in a sleep state register. For example, the ACPI specification includes the S1 and S2 sleep states that provide for a low latency return to the awake state.
  • In step [0020] 210, the processor transitions to the sleep state. One way to accomplish this transition is to set the appropriate bits in a sleep enable register. Either a software or hardware process then detects that this bit is set and asserts a sleep signal to the appropriate components. Processor clock 50 is powered down. Powering down may be accomplished by disconnecting power from the device itself, or may be accomplished by electrically disconnecting the incoming signal from the internal distribution lines internal to each chip. For example, processor clock 50 may be left running, but the processor may electrically disconnect the incoming clock signal so the processor's internal components are not being clocked. Likewise, individual devices may be powered down with circuitry internal to the devices that prevent the flow of power to some or all of the components inside the device. In an RDRAM system, memory controller hub 20, main memory 30, and memory clock 40 are powered down. When the main memory is power down, its contents are not lost, but the main memory devices transition to a power down state that consumes very little power. An internal self refresh mechanism within main memory 20 keeps the memory contents when main memory is powered down. Also, memory clock 40 transitions to a low power state. In the low power state, physical power may or may not be removed.
  • In step [0021] 220, a wake event trigger is detected. This trigger signals that processor 10 should resume normal operation. In some applications, this may be a return to full speed, full power mode. In other applications, the system may awaken to a more drowsy state where processor 10 may not be running at full speed. The wake event trigger may be generated by a source outside the system itself, such as a user pressing a “power on” or “resume” key, an incoming call signal from a modem or other telephony receiver, or it may be generated by a timer tied to a particular time of day or some other event such as scheduled system maintenance.
  • In response to the detected wake event trigger, the system initializes the memory controller in step [0022] 230. In an RDRAM system this includes initializing the RAC and the RDRAM core. Other functions performed during initialization may be recalibration of the RAM bus drivers, synchronization of the RAM bus clock, and a general reset of the memory controller. This initialization is not performed exclusively by the hardware, but rather involves executing initialization software 70 from nonvolatile memory 60.
  • After memory controller hub [0023] 20 is initialized, control is passed in step 240 from the initialization software 70 to operating system 80 stored in main memory 30. Operating system 80 now processes the wake event trigger. This processing can include restoring the processor context, performing a quick system diagnostic, or other routine typically executed following a wake event.
  • FIG. 3 shows an embodiment implementing the S[0024] 1 sleep state with RDRAM. In normal operation, setting the sleep enable bit will cause the processor to transition to the S1 sleep state. In this embodiment, however, the system management mode software is used to mediate between the sleep state and the RDRAM. A portion of the system management mode software is stored in nonvolatile memory 60 that also stores the BIOS (the BIOS storage device). The system management mode software, however, is inaccessible to the operating system. The operating system has no means by which it can directly jump to routines within the system management mode software.
  • To allow for control to efficiently and cleanly shift from the operating system to the system management mode software, the processor is configured to respond to a sleep trigger with a system management interrupt (SMI). To accomplish this, the operating system writes a bit to a register in step [0025] 300. This register tells the hardware to generate an SMI in response to a sleep enable signal, rather than responding with a transition to a sleep state. In response to the SMI, the processor directs control to the system management mode software. In step 310, the SMI Handler, which services the SMI, flushes the cache. This cache flush avoids unified write backs in the L2 cache on instruction fetches. If this step is performed, there will be no further memory writes until the processor transition from the sleep state. Next, as shown in step 320, the SMI Handler sets the PAM registers to point to the BIOS storage device. The PAM holds the address space mapping for the system. Once the PAM registers are pointing to the BIOS storage device, instructions and data will be fetched from that device and not from the RDRAM. In step 330, the SMI Handler executes a jump/branch instruction that points to an entry in the BIOS storage device.
  • In step [0026] 340, the SMI Handler clears the bit that causes the processor to generate an SMI in response to a sleep enable. The processor is now reconfigured to enter a sleep state in response to a sleep enable signal. In step 350, the sleep enable bit is set for a second time. This time, however, it is the SMI Handler that sets the bit, not the operating system. The SMI Handler also identifies the desired sleep mode. In this embodiment the desired sleep mode is the S1 state. The processor detects that the sleep enable bit is set and, in step 360, the system transitions to the S1 sleep state. The processor clock and RDRAM clock are powered down. In this embodiment, the processor and RDRAM subsystem each have their own respective clocks. In other embodiments the processor and memory subsystem can use the same clock as their respective clocks. Once the RDRAM subsystem is powered down, it requires reinitialization.
  • In step [0027] 370, a wake event trigger is received by the hardware signaling that the system should return to the awake state from the sleep state. The clocks are returned to their power on state. The processor resumes instruction fetching. In step 380, the first instruction to be fetched is the instruction from the SMI Handler following the transition to the S1 state. In step 385, the SMI Handler then executes the instructions to initialize the RDRAM. In step 390, the SMI Handler then sets the PAM registers to point to an entry in the RDRAM. The SMI Handler then executes the return instruction and control transfers to the operating system. In step 395, the operating system executes the next instruction following the instruction in which it set the sleep enable bit. The system has returned successfully from the sleep state and normal operation continues.
  • FIG. 4 shows an embodiment using the S[0028] 2 state. The operating system desires to enter the sleep state in step 410 and stores the resume address used by the BIOS in the RDRAM. The operating system flushes the cache in Step 420, identifies the sleep state by writing the S2 state into the sleep type register, and enables the sleep state by writing the appropriate information into the sleep enable register. The processor and RDRAM clocks are powered down in step 430. In the S2 state, the power to processor 10 is actually removed so that processor 10 is not consuming either active or leakage power.
  • The system is in the S[0029] 2 state in step 440. A wake event trigger is detected in step 450. Power is restored to the clocks. A processor reset (CPURST#) is also asserted resetting the processor. The system comes out of reset in step 460 and starts executing software at location FFFFFFF0h. The PAM registers are configured to point to the BIOS storage device and not to shadow this space in the RDRAM. Alternatively, a hardware state machine can respond to the-wake event by changing the PAM registers to point to the BIOS storage device. In step 470, the BIOS initializes the RDRAM. In step 480, the BIOS redirects the PAM registers to execute software from the RDRAM. BIOS passes control to the operating system via the resume address stored in RDRAM in step 410. In step 490, the operating system processes the wake event interrupt. In step 495, recovery from the sleep state is complete and normal operation in the awake state resumes.
  • FIG. 5 shows a processor and memory subsystem within the context of a larger system, such as might be found in a desktop system, portable computer, portable communications device, set top box, or video and graphics controller. Processor [0030] 510 and memory controller 520 are incorporated within the same chip. The processor interacts with the memory 530, preferably RDRAM, via memory controller 520 through memory bus 535. Memory controller 520 wakes and is initialized by the execution of software from BIOS storage device 540. It may be desirable in some applications to incorporate the BIOS storage device into the same chip as processor 510 and memory controller 520.
  • Power to the system is supplied by power source [0031] 545. In a portable system, power source 545 may be a battery. In desk top or set top devices, the power source may be a DC source drawing AC line power. The power is distributed by power control circuitry 550. Power control circuitry is responsive to the processor to decrease or cut off power to various parts of the system. Power control circuitry 550 can also inform processor 510 of a low power condition. As shown the power control circuitry interfaces with the processor in a manner independent of main bus 560. In other embodiments, the power control circuitry may be treated as any other peripheral connected to the main bus. In a desk top system, the main bus may be a PCI bus. Connected to the main bus are display 580, high density storage 590, and peripherals 590. In some systems that are graphics intensive, display or graphics controller 580 may have its own dedicated or high speed path to the processor. Display or graphics controller 580 may be connected to processor 10 or memory controller hub 20 through a separate bus or may be integrated with the memory controller in the processor core. High density storage 590 will typically be a hard drive. Peripherals 590 will vary with the particular application.
  • Referring to FIG. 6, three different configurations for a core chipset are shown. Configuration [0032] 1 has the processor 610 (CPU), graphics controller 620 (GFX), and memory controller 630 (also called a memory controller hub or MCH) integrated into a single chip 640. The I/O controller hub 650 (ICH) and video controller hub 655 (VCH) are shown as distinct chips. The VCH may also be incorporated into chip 640. ICH 650 controls the operation of the main bus, for example, the main bus 560 shown in FIG. 5. ICH 650 has an output (NRST) that resets chip 640. ICH 650 has a separate output (PCIRST#) that resets the main bus, for example, a PCI bus. In configuration 2, processor 610, GFX 620, and MCH 630 are each in separate chips. In configuration 3, processor 610 is in its own chip. GFX 620 and MCH 630 are in a single chip. In configurations 2 and 3, CPU 610 has its own reset input under control of ICH 650.
  • In configuration [0033] 1 chip 640 and all its components are powered down in the sleep state, for example, an S2 state. In configuration 2, CPU 610 and MCH 630 are powered down. GFX 620 is left powered to maintain a display. Alternatively, GFX 620 may be powered down to conserve even more power. In configuration 3, CPU 610, GFX 620, and MCH 630 are powered down. Powering down the components in addition to stopping the clocks substantially reduces leakage currents. Additionally, the interface between ICH 650 and the other components is isolated. This interface is not a PCI interface, but a messaging protocol based interface. In each configuration, the ICH is left powered. The ICH has hardware necessary to recover from the sleep state. Reducing or eliminating leakage power in the S2 state from CPU 610, GFX 620, and MCH 630 will extend battery life in a substantial way in 0.18 micron process technologies and beyond.
  • The disclosed embodiments are exemplary only. Other embodiments are within the scope of the following claims. [0034]
  • Appendix
  • The S[0035] 1 and S2 sleep states of the ACPI Specification, Revision 1.0b, released Feb. 2, 1999:
  • 9.1.1 S[0036] 1 Sleeping State
  • The S[0037] 1 state is defined as a low wakeup latency sleeping state. In this state no system context is lost (CPU or chip set), and the hardware is responsible for maintaining all system context, which includes the context of the CPU, caches, memory, and all chipset I/O. Examples of S1 sleeping state implementation alternatives follow.
  • 9.1.1.1 S[0038] 1 Sleeping State Implementation (Example 1)
  • This example references an IA processor that supports the stop grant state through the assertion of the STPCLK# signal. When SLP_TYPx is programmed to the S[0039] 1 value (the OEM chooses a value, which is then placed in the \_S1 object) and the SLP_ENx bit is subsequently set, the hardware can implement an S1 state by asserting the STPCLK# signal to the processor, causing it to enter the stop grant state. In this case, the system clocks (PCI and CPU) are still running. Any enabled wakeup event should cause the hardware to de-assert the STPCLK# signal to the processor.
  • 9.1.1.2 S[0040] 1 Sleeping State Implementation (Example 2)
  • When SLP_TYPx is programmed to the S[0041] 1 value and the SLP_ENx bit is subsequently set, the hardware will implement an S1 state by doing the following:
  • 1. Place the processor into the stop grant state. [0042]
  • 2. Stop the processor's input clock, placing the processor into the stop clock state. [0043]
  • 3. Places system memory into a self-refresh or suspend-refresh state. Refresh is maintained by the memory itself or through some other reference clock that is not stopped during the sleeping state. [0044]
  • 4. Stop all system clocks (asserts the standby signal to the system PLL chip). Normally the RTC will continue running. [0045]
  • In this case, all clocks in the system have been stopped (except for the RTC's clock). Hardware must reverse the process (restarting system clocks) upon any enabled wakeup event. [0046]
  • 9.1.2 S[0047] 2 Sleeping State
  • The S[0048] 2 state is defined as a low wakeup latency sleep state. This state is similar to the S1 sleeping state, except that the CPU and system cache context is lost (the OS is responsible for maintaining the caches and CPU context). Additionally, control starts from the processor's reset vector after the wakeup event. Before setting the SLP_EN bit, the ACPI driver will flush the system caches. If the platform supports the WBINVD instruction (as indicated by the WBINVD and WBINVD_FLUSH flags in the FACP table), the OS will execute the WBINVD instruction. If the platform does not support the WBINVD instruction to flush the caches, then the ACPI driver will attempt to manually flush the caches using the FLUSH_SIZE and FLUSH_STRIDE fields in the FACP table. The hardware is responsible for maintaining chipset and memory context. An example of a S2 sleeping state implementation follows.
  • 9.1.2.1 S[0049] 2 Sleeping State Implementation Example
  • When SLP-TYPx is programmed to the S[0050] 2 value (found in the \_S2 object) and then the SLP_EN bit is set, the hardware will implement an S2 state by doing the following:
  • Stop system clocks (the only running clock is the RTC). [0051]
  • Place system memory into a self or suspend refresh state. [0052]
  • Power off the CPU and cache subsystem. [0053]
  • In this case, the CPU is reset upon detection of the wakeup event; however, core logic and memory maintain their context. Execution control starts from the CPU's boot vector. The BIOS is required to: [0054]
  • Program the initial boot configuration of the CPU (such as the CPU's MSR and MTRR registers). [0055]
  • Initialize the cache controller to its initial boot size and configuration. [0056]
  • Enable the memory controller to accept memory accesses. [0057]
  • Call the waking vector. [0058]

Claims (30)

    What is claimed is:
  1. 1. In a system comprising a processor, a first memory, a first memory controller, and a second memory, a method for transitioning between an awake state and a sleep state comprising:
    detecting a trigger to transition from the sleep state to the awake state;
    initializing the first memory controller in response to the detecting, the initializing comprising executing software in the second memory; and
    executing software in the first memory after the initializing.
  2. 2. The method of claim 1 further comprising:
    preparing, under control of software stored in the first memory, for a transition from the awake state to the sleep state; and
    transitioning to the sleep state.
  3. 3. The method of claim 2 wherein the software stored in the first memory comprises operating system software.
  4. 4. The method of claim 2 wherein the first memory comprises RDRAM.
  5. 5. The method of claim 4 wherein the first memory controller resides in the same chip as the processor.
  6. 6. The method of claim 5 wherein the software in the second memory comprises BIOS software.
  7. 7. The method of claim 5 wherein the software in the second memory comprises software inaccessible by the operating system.
  8. 8. The method of claim 5 wherein the software in the second memory comprises system management mode software.
  9. 9. The method of claim 1 wherein the processor and memory controller have inputs for receiving respective clock signals, the method further comprising preventing the receiving of the respective clock signals prior to the detecting.
  10. 10. The method of claim 2 wherein the preparing comprises:
    configuring the processor to execute the software stored in the second memory in response to a sleep trigger signal from the operating system;
    receiving a first sleep trigger signal from the operating system;
    executing the software stored in the second memory in response to the receiving;
    reconfiguring the processor to transition to the sleep state in response to a sleep trigger signal; and
    receiving a second sleep trigger signal.
  11. 11. The method of claim 10 wherein the software stored in the second memory comprises system management mode software, the method further comprising generating a system management interrupt in response to the receiving of the first sleep trigger.
  12. 12. The method of claim 10 wherein the initializing executes the software stored in the second memory at the instruction following the last instruction executed before transitioning to the sleep state.
  13. 13. The method of claim 2 wherein the transitioning transitions the processor into an S1 state.
  14. 14. The method of claim 2 wherein the transitioning transitions the processor into an S2 state.
  15. 15. The method of claim 2 wherein the preparing comprises flushing a cache.
  16. 16. The method of claim 2 further comprising resetting the processor prior to the initializing.
  17. 17. In a system comprising a processor, a first memory, a first memory controller, and a second memory, wherein the processor and memory controller have inputs for receiving respective clock signals, and the first memory stores operating system software, a method for transitioning between an awake state and a sleep state comprising:
    preparing, under control of the operating system software, for a transition from the awake state to the sleep state, the preparing including configuring the address space mapping to point to the second memory following the detecting;
    preventing the receiving of the respective clock signals;
    transitioning to the sleep state;
    detecting a trigger to transition from the sleep state to the awake state;
    initializing the first memory controller in response to the detecting, the initializing comprising executing BIOS software in the second memory;
    executing operating system software after the initializing.
  18. 18. The method of claim 17 further comprising:
    storing a BIOS resume address in the first memory; and
    transferring control from the BIOS to the operating system following the initializing using the resume address stored in the first memory.
  19. 19. The method of claim 18 further comprising powering down the first memory controller prior to the detecting.
  20. 20. A system comprising:
    a processor having an awake state and a sleep state;
    a first memory;
    a first memory controller;
    a second memory; and
    software stored in the second memory that executes to initialize the first memory controller responsive to a trigger signal signaling a transition from the sleep state to the awake state.
  21. 21. The system of claim 20 wherein:
    the first memory stores operating system software;
    the second memory is nonvolatile memory;
    the second memory stores BIOS software; and
    the operating system software is configured to control a transition from the awake state to the sleep state.
  22. 22. The system of claim 21 wherein:
    the operating system stores a BIOS resume address in the first memory prior to a transition from the awake state to the sleep state; and
    the BIOS software returns control to the operating system using the stored BIOS resume address after the memory controller is initialized.
  23. 23. The system of claim 21 wherein the first memory comprises RDRAM.
  24. 24. The system of claim 21 wherein the second memory comprises RAM.
  25. 25. The system of claim 21 further comprising system management mode software, the system management mode software being inaccessible by the operating system, and wherein the system management mode software initializes the first memory.
  26. 26. The system of claim 20 wherein the processor, first memory, and first memory controller have clock inputs, the system comprising clock disable circuitry preventing the internal clocking of the processor, first memory, and first memory controller.
  27. 27. The system of claim 20 wherein the processor and first memory controller reside within a common chip.
  28. 28. The system of claim 20 further comprising cache residing in the same chip as the processor and first memory controller and wherein the operating system is configured to flush the cache prior to the transition from the awake state to the sleep state.
  29. 29. A portable computer system comprising:
    a power storage medium;
    a display;
    a processor;
    a processor clock;
    a first memory;
    a first memory controller;
    a second memory;
    wherein the system includes an awake state and a sleep state;
    wherein the processor and first memory controller are not clocked in the sleep state; and
    wherein software in the second memory initializes the first memory controller responsive to a transition from the sleep state to the awake state.
  30. 30. The system of claim 29 further comprising circuitry to disable the flow of power internal to the processor, first memory controller, and first memory.
US10862946 1999-11-05 2004-06-08 Sleep state transitioning Abandoned US20040225907A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US09434973 US6571333B1 (en) 1999-11-05 1999-11-05 Initializing a memory controller by executing software in second memory to wakeup a system
US10386749 US6782472B2 (en) 1999-11-05 2003-03-12 Method of initializing a memory controller by executing software in a second memory to wake up a system
US10862946 US20040225907A1 (en) 1999-11-05 2004-06-08 Sleep state transitioning

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10862946 US20040225907A1 (en) 1999-11-05 2004-06-08 Sleep state transitioning

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10386749 Continuation US6782472B2 (en) 1999-11-05 2003-03-12 Method of initializing a memory controller by executing software in a second memory to wake up a system

Publications (1)

Publication Number Publication Date
US20040225907A1 true true US20040225907A1 (en) 2004-11-11

Family

ID=23726471

Family Applications (3)

Application Number Title Priority Date Filing Date
US09434973 Active US6571333B1 (en) 1999-11-05 1999-11-05 Initializing a memory controller by executing software in second memory to wakeup a system
US10386749 Active US6782472B2 (en) 1999-11-05 2003-03-12 Method of initializing a memory controller by executing software in a second memory to wake up a system
US10862946 Abandoned US20040225907A1 (en) 1999-11-05 2004-06-08 Sleep state transitioning

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09434973 Active US6571333B1 (en) 1999-11-05 1999-11-05 Initializing a memory controller by executing software in second memory to wakeup a system
US10386749 Active US6782472B2 (en) 1999-11-05 2003-03-12 Method of initializing a memory controller by executing software in a second memory to wake up a system

Country Status (5)

Country Link
US (3) US6571333B1 (en)
EP (1) EP1228413B1 (en)
JP (1) JP3701910B2 (en)
CN (1) CN100530043C (en)
WO (1) WO2001033322A3 (en)

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030153368A1 (en) * 2002-02-11 2003-08-14 Bussan Christopher F. Event coordination in an electronic device to reduce current drain
US20040179640A1 (en) * 2003-03-12 2004-09-16 Infineon Technologies North America Corp. Multiple delay locked loop integration system and method
US20050086405A1 (en) * 2003-10-06 2005-04-21 Kobayashi Grant H. Efficient system management synchronization and memory allocation
EP1612648A2 (en) * 2004-07-02 2006-01-04 Infineon Technologies AG Configuration of components when changing from a low-power to a normal-power consumption mode
US20070219644A1 (en) * 2006-03-16 2007-09-20 Hajime Sonobe Information processing apparatus and system state control method
US20070236407A1 (en) * 2006-04-05 2007-10-11 Portalplayer, Inc. Method and system for displaying data from auxiliary display subsystem of a notebook on a main display of the notebook
US20070266265A1 (en) * 2006-05-12 2007-11-15 Zmudzinski Krystof C Method and apparatus for managing power from a sequestered partition of a processing system
US20100131623A1 (en) * 2008-11-24 2010-05-27 Nvidia Corporation Configuring Display Properties Of Display Units On Remote Systems
US20100138768A1 (en) * 2008-12-02 2010-06-03 Nvidia Corporation Simplifying Configuration Of Multiple Display Units For Common Use
US20100165897A1 (en) * 2008-12-30 2010-07-01 Kapil Sood Reduced Power State Network Processing
WO2010077923A2 (en) * 2008-12-16 2010-07-08 The Regents Of The University Of Michigan Computer energy conservation with a scalable psu configuration
US20100220102A1 (en) * 2009-02-27 2010-09-02 Nvidia Corporation Multiple graphics processing unit system and method
US20110025696A1 (en) * 2009-07-29 2011-02-03 Nvidia Corporation Method and system for dynamically adding and removing display modes coordinated across multiple graphcis processing units
US20110055538A1 (en) * 2009-08-25 2011-03-03 Samsung Electronics Co., Ltd. Method and apparatus for controlling operation of booting video image reproducing apparatus
US20120102346A1 (en) * 2011-12-30 2012-04-26 Jawad Haj-Yihia Connected standby sleep state
US20130067259A1 (en) * 2011-09-08 2013-03-14 Infineon Technologies Ag Standby operation with additional micro-controller
US20130097444A1 (en) * 2011-10-12 2013-04-18 Apple Inc. Using latched events to manage sleep/wake sequences on computer systems
US20130326206A1 (en) * 2012-05-30 2013-12-05 Advanced Micro Devices, Inc. Reintialization of a processing system from volatile memory upon resuming from a low-power state
US8736617B2 (en) 2008-08-04 2014-05-27 Nvidia Corporation Hybrid graphic display
US8743019B1 (en) 2005-05-17 2014-06-03 Nvidia Corporation System and method for abstracting computer displays across a host-client network
US8749561B1 (en) 2003-03-14 2014-06-10 Nvidia Corporation Method and system for coordinated data execution using a primary graphics processor and a secondary graphics processor
US8775704B2 (en) 2006-04-05 2014-07-08 Nvidia Corporation Method and system for communication between a secondary processor and an auxiliary display subsystem of a notebook
US8780122B2 (en) 2009-09-16 2014-07-15 Nvidia Corporation Techniques for transferring graphics data from system memory to a discrete GPU
US9111325B2 (en) 2009-12-31 2015-08-18 Nvidia Corporation Shared buffer techniques for heterogeneous hybrid graphics
US9135675B2 (en) 2009-06-15 2015-09-15 Nvidia Corporation Multiple graphics processing unit display synchronization system and method
WO2015200077A1 (en) * 2014-06-27 2015-12-30 Intel Corporation System standby emulation with fast resume
US9519329B2 (en) 2009-09-08 2016-12-13 Samsung Electronics Co., Ltd. Image forming apparatus and power control method thereof
US20170242758A1 (en) * 2016-02-24 2017-08-24 Quanta Computer Inc. Hardware recovery systems
US9818379B2 (en) 2013-08-08 2017-11-14 Nvidia Corporation Pixel data transmission over multiple pixel interfaces

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7325125B2 (en) * 1999-06-14 2008-01-29 Via Technologies, Inc. Computer system for accessing initialization data and method therefor
US6571333B1 (en) * 1999-11-05 2003-05-27 Intel Corporation Initializing a memory controller by executing software in second memory to wakeup a system
US6886105B2 (en) * 2000-02-14 2005-04-26 Intel Corporation Method and apparatus for resuming memory operations from a low latency wake-up low power state
US6633987B2 (en) 2000-03-24 2003-10-14 Intel Corporation Method and apparatus to implement the ACPI(advanced configuration and power interface) C3 state in a RDRAM based system
US7017056B1 (en) * 2000-07-31 2006-03-21 Hewlett-Packard Development Company, L.P. Method and apparatus for secure remote control of power-on state for computers
US6968219B2 (en) * 2001-08-15 2005-11-22 Qualcomm, Incorporated Method for reducing power consumption in bluetooth and CDMA modes of operation
US7020643B2 (en) * 2002-01-25 2006-03-28 Microsoft Corporation Method and system for clickpath funnel analysis
US7093115B2 (en) * 2002-12-19 2006-08-15 Intel Corporation Method and apparatus for detecting an interruption in memory initialization
JP3756882B2 (en) * 2003-02-20 2006-03-15 株式会社東芝 Information processing apparatus and information processing method
DE10323861A1 (en) 2003-05-26 2004-12-30 Infineon Technologies Ag Integrated circuit and method for operating the integrated circuit, in particular for displacing the same in a power save mode
US7493435B2 (en) * 2003-10-06 2009-02-17 Intel Corporation Optimization of SMI handling and initialization
CN1609825A (en) * 2003-10-23 2005-04-27 南京易思克网络安全技术有限责任公司 Apparatus and method for realizing computing equipment status safety transition
US20050108585A1 (en) * 2003-11-19 2005-05-19 Yang Chiang H. Silent loading of executable code
US8385985B2 (en) * 2003-11-25 2013-02-26 Qualcomm Incorporated Method for reducing power consumption in a multi-mode device
US7340561B2 (en) * 2004-01-08 2008-03-04 Hewlett-Packard Development Company, L.P. Computer memory initialization
US7181188B2 (en) * 2004-03-23 2007-02-20 Freescale Semiconductor, Inc. Method and apparatus for entering a low power mode
US8719837B2 (en) * 2004-05-19 2014-05-06 Synopsys, Inc. Microprocessor architecture having extendible logic
US20060067348A1 (en) * 2004-09-30 2006-03-30 Sanjeev Jain System and method for efficient memory access of queue control data structures
US7277990B2 (en) 2004-09-30 2007-10-02 Sanjeev Jain Method and apparatus providing efficient queue descriptor memory access
US7412596B2 (en) * 2004-10-16 2008-08-12 Lenovo (Singapore) Pte. Ltd. Method for preventing system wake up from a sleep state if a boot log returned during the system wake up cannot be authenticated
EP1653331B8 (en) 2004-10-29 2012-03-14 ST-Ericsson SA An apparatus and method for entering and exiting low power mode
US7555630B2 (en) * 2004-12-21 2009-06-30 Intel Corporation Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit
US7418543B2 (en) 2004-12-21 2008-08-26 Intel Corporation Processor having content addressable memory with command ordering
US20060140203A1 (en) * 2004-12-28 2006-06-29 Sanjeev Jain System and method for packet queuing
US7467256B2 (en) * 2004-12-28 2008-12-16 Intel Corporation Processor having content addressable memory for block-based queue structures
US9384818B2 (en) * 2005-04-21 2016-07-05 Violin Memory Memory power management
US7218566B1 (en) * 2005-04-28 2007-05-15 Network Applicance, Inc. Power management of memory via wake/sleep cycles
US7953980B2 (en) * 2005-06-30 2011-05-31 Intel Corporation Signed manifest for run-time verification of software program identity and integrity
US7519790B2 (en) * 2005-11-14 2009-04-14 Intel Corporation Method, apparatus and system for memory instructions in processors with embedded memory controllers
US7895309B2 (en) * 2006-01-11 2011-02-22 Microsoft Corporation Network event notification and delivery
US20070290333A1 (en) * 2006-06-16 2007-12-20 Intel Corporation Chip stack with a higher power chip on the outside of the stack
US8806228B2 (en) 2006-07-13 2014-08-12 International Business Machines Corporation Systems and methods for asymmetrical performance multi-processors
US9015501B2 (en) * 2006-07-13 2015-04-21 International Business Machines Corporation Structure for asymmetrical performance multi-processors
US7716504B2 (en) * 2006-07-13 2010-05-11 Dell Products L.P. System for retaining power management settings across sleep states
CN101114189B (en) 2006-07-28 2010-05-26 佛山市顺德区顺达电脑厂有限公司;神达电脑股份有限公司 Asynchronous sequence transmitting system wake-up method
US20080072084A1 (en) * 2006-09-20 2008-03-20 Chao-Kuang Yang Method for Power Management
US7752474B2 (en) * 2006-09-22 2010-07-06 Apple Inc. L1 cache flush when processor is entering low power mode
US7822960B2 (en) * 2006-12-22 2010-10-26 Intel Corporation Platform management processor assisted resume
US8839450B2 (en) 2007-08-02 2014-09-16 Intel Corporation Secure vault service for software components within an execution environment
US9766672B2 (en) 2007-12-28 2017-09-19 Intel Corporation System for managing power provided to a processor or memory based on a measured memory consumption characteristic
US7971084B2 (en) 2007-12-28 2011-06-28 Intel Corporation Power management in electronic systems
US20090292934A1 (en) * 2008-05-22 2009-11-26 Ati Technologies Ulc Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
US8364601B2 (en) * 2008-12-31 2013-01-29 Intel Corporation Methods and systems to directly render an image and correlate corresponding user input in a secure memory domain
US9001071B2 (en) * 2009-02-23 2015-04-07 Novatek Microelectronics Corp. Energy-efficient touch panel device and related method
US8601302B2 (en) * 2009-06-22 2013-12-03 Amazon Technologies, Inc. Processor system in low power state retention mode with linear regulator off and switch regulator low in power management IC
EP2299681A3 (en) * 2009-09-08 2013-01-30 Samsung Electronics Co., Ltd. Image forming apparatus and power control method thereof
US8514611B2 (en) 2010-08-04 2013-08-20 Freescale Semiconductor, Inc. Memory with low voltage mode operation
US8806232B2 (en) * 2010-09-30 2014-08-12 Apple Inc. Systems and method for hardware dynamic cache power management via bridge and power manager
US8068373B1 (en) 2010-10-25 2011-11-29 Network Appliance, Inc. Power management of memory via wake/sleep cycles
CN102592066A (en) * 2011-01-14 2012-07-18 金鹏科技有限公司 Fingerprint password device adaptive to intelligent device and processing method of the fingerprint password device
CN103975287B (en) 2011-12-13 2017-04-12 英特尔公司 Enhanced support server system sleep states nonvolatile random access memory in
JP6007642B2 (en) 2012-01-26 2016-10-12 株式会社リコー The information processing apparatus, the power saving control method, the power saving control program
US9535483B2 (en) 2012-12-19 2017-01-03 Intel Corporation Adaptively disabling and enabling sleep states for power and performance
KR20150098649A (en) 2012-12-22 2015-08-28 퀄컴 인코포레이티드 Reducing power consumption of volatile memory via use of non-volatile memory
JP6322891B2 (en) * 2013-02-20 2018-05-16 日本電気株式会社 Computing device and its operation method suitable for intermittent operation
CA2944578A1 (en) * 2014-03-31 2015-10-08 Cfph, Llc Resource allocation
CN105433904A (en) * 2015-11-24 2016-03-30 小米科技有限责任公司 Sleep state detection method, device and system

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4924169A (en) * 1987-12-17 1990-05-08 Dana Corporation Current regulator for a battery re-charging circuit
US5499384A (en) * 1992-12-31 1996-03-12 Seiko Epson Corporation Input output control unit having dedicated paths for controlling the input and output of data between host processor and external device
US5608884A (en) * 1995-05-17 1997-03-04 Dell Usa, L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5657445A (en) * 1996-01-26 1997-08-12 Dell Usa, L.P. Apparatus and method for limiting access to mass storage devices in a computer system
US5692202A (en) * 1995-12-29 1997-11-25 Intel Corporation System, apparatus, and method for managing power in a computer system
US5764999A (en) * 1995-10-10 1998-06-09 Cyrix Corporation Enhanced system management mode with nesting
US5919264A (en) * 1997-03-03 1999-07-06 Microsoft Corporation System and method for using data structures to share a plurality of power resources among a plurality of devices
US5931951A (en) * 1996-08-30 1999-08-03 Kabushiki Kaisha Toshiba Computer system for preventing cache malfunction by invalidating the cache during a period of switching to normal operation mode from power saving mode
US5958058A (en) * 1997-07-18 1999-09-28 Micron Electronics, Inc. User-selectable power management interface with application threshold warnings
US5983353A (en) * 1997-01-21 1999-11-09 Dell Usa, L.P. System and method for activating a deactivated device by standardized messaging in a network
US6078290A (en) * 1998-01-06 2000-06-20 Trimble Navigation Limited User-controlled GPS receiver
US6122748A (en) * 1998-03-31 2000-09-19 Compaq Computer Corporation Control of computer system wake/sleep transitions
US6125449A (en) * 1997-06-30 2000-09-26 Compaq Computer Corporation Controlling power states of a computer
US6128747A (en) * 1997-01-28 2000-10-03 Hewlett Packard Company System for delaying propagation of wake-up signal to processor through the sleep control means until the memory is awakened
US6308285B1 (en) * 1999-02-17 2001-10-23 Compaq Computer Corporation Warm processor swap in a multiprocessor personal computer system
US6378056B2 (en) * 1998-11-03 2002-04-23 Intel Corporation Method and apparatus for configuring a memory device and a memory channel using configuration space registers
US6393573B1 (en) * 1999-07-14 2002-05-21 Visteon Global Technologies, Inc. Power management for automotive multimedia system
US6571333B1 (en) * 1999-11-05 2003-05-27 Intel Corporation Initializing a memory controller by executing software in second memory to wakeup a system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999019874A1 (en) 1997-10-10 1999-04-22 Rambus Incorporated Power control system for synchronous memory device

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4924169A (en) * 1987-12-17 1990-05-08 Dana Corporation Current regulator for a battery re-charging circuit
US5499384A (en) * 1992-12-31 1996-03-12 Seiko Epson Corporation Input output control unit having dedicated paths for controlling the input and output of data between host processor and external device
US5608884A (en) * 1995-05-17 1997-03-04 Dell Usa, L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5764999A (en) * 1995-10-10 1998-06-09 Cyrix Corporation Enhanced system management mode with nesting
US5692202A (en) * 1995-12-29 1997-11-25 Intel Corporation System, apparatus, and method for managing power in a computer system
US5657445A (en) * 1996-01-26 1997-08-12 Dell Usa, L.P. Apparatus and method for limiting access to mass storage devices in a computer system
US5931951A (en) * 1996-08-30 1999-08-03 Kabushiki Kaisha Toshiba Computer system for preventing cache malfunction by invalidating the cache during a period of switching to normal operation mode from power saving mode
US5983353A (en) * 1997-01-21 1999-11-09 Dell Usa, L.P. System and method for activating a deactivated device by standardized messaging in a network
US6128747A (en) * 1997-01-28 2000-10-03 Hewlett Packard Company System for delaying propagation of wake-up signal to processor through the sleep control means until the memory is awakened
US5919264A (en) * 1997-03-03 1999-07-06 Microsoft Corporation System and method for using data structures to share a plurality of power resources among a plurality of devices
US6125449A (en) * 1997-06-30 2000-09-26 Compaq Computer Corporation Controlling power states of a computer
US5958058A (en) * 1997-07-18 1999-09-28 Micron Electronics, Inc. User-selectable power management interface with application threshold warnings
US6078290A (en) * 1998-01-06 2000-06-20 Trimble Navigation Limited User-controlled GPS receiver
US6384777B1 (en) * 1998-01-06 2002-05-07 Trimble Navigation Limited User-controlled GPS receiver
US6122748A (en) * 1998-03-31 2000-09-19 Compaq Computer Corporation Control of computer system wake/sleep transitions
US6378056B2 (en) * 1998-11-03 2002-04-23 Intel Corporation Method and apparatus for configuring a memory device and a memory channel using configuration space registers
US6308285B1 (en) * 1999-02-17 2001-10-23 Compaq Computer Corporation Warm processor swap in a multiprocessor personal computer system
US6393573B1 (en) * 1999-07-14 2002-05-21 Visteon Global Technologies, Inc. Power management for automotive multimedia system
US6571333B1 (en) * 1999-11-05 2003-05-27 Intel Corporation Initializing a memory controller by executing software in second memory to wakeup a system

Cited By (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030153368A1 (en) * 2002-02-11 2003-08-14 Bussan Christopher F. Event coordination in an electronic device to reduce current drain
US6965763B2 (en) * 2002-02-11 2005-11-15 Motorola, Inc. Event coordination in an electronic device to reduce current drain
US20040179640A1 (en) * 2003-03-12 2004-09-16 Infineon Technologies North America Corp. Multiple delay locked loop integration system and method
US8934597B2 (en) * 2003-03-12 2015-01-13 Infineon Technologies Ag Multiple delay locked loop integration system and method
US9471952B2 (en) 2003-03-14 2016-10-18 Nvidia Corporation Method and system for coordinated data execution using a primary graphics processor and a secondary graphics processor
US8749561B1 (en) 2003-03-14 2014-06-10 Nvidia Corporation Method and system for coordinated data execution using a primary graphics processor and a secondary graphics processor
US7363411B2 (en) * 2003-10-06 2008-04-22 Intel Corporation Efficient system management synchronization and memory allocation
US20050086405A1 (en) * 2003-10-06 2005-04-21 Kobayashi Grant H. Efficient system management synchronization and memory allocation
US20060020765A1 (en) * 2004-07-02 2006-01-26 Peter Mahrla Configuration of components for a transition from a low-power operating mode to a normal-power operating mode
EP1612648A2 (en) * 2004-07-02 2006-01-04 Infineon Technologies AG Configuration of components when changing from a low-power to a normal-power consumption mode
EP1612648A3 (en) * 2004-07-02 2006-02-22 Infineon Technologies AG Configuration of components when changing from a low-power to a normal-power consumption mode
EP1744236A1 (en) * 2004-07-02 2007-01-17 Infineon Tehnologies AG Configuration of components when changing from a low-power to a normal-power consumption mode
US8743019B1 (en) 2005-05-17 2014-06-03 Nvidia Corporation System and method for abstracting computer displays across a host-client network
US20070219644A1 (en) * 2006-03-16 2007-09-20 Hajime Sonobe Information processing apparatus and system state control method
US8782291B2 (en) 2006-04-05 2014-07-15 Nvidia Corporation Notebook having secondary processor coupled by a multiplexer to a content source or disk drive
US8775704B2 (en) 2006-04-05 2014-07-08 Nvidia Corporation Method and system for communication between a secondary processor and an auxiliary display subsystem of a notebook
US20070239921A1 (en) * 2006-04-05 2007-10-11 Portalplayer, Inc. Notebook having secondary processor coupled by a multiplexer to a content source or disk drive
US20070236407A1 (en) * 2006-04-05 2007-10-11 Portalplayer, Inc. Method and system for displaying data from auxiliary display subsystem of a notebook on a main display of the notebook
US9195428B2 (en) 2006-04-05 2015-11-24 Nvidia Corporation Method and system for displaying data from auxiliary display subsystem of a notebook on a main display of the notebook
US20070266265A1 (en) * 2006-05-12 2007-11-15 Zmudzinski Krystof C Method and apparatus for managing power from a sequestered partition of a processing system
US8301917B2 (en) 2006-05-12 2012-10-30 Intel Corporation Method and apparatus for managing power from a sequestered partition of a processing system
US7797555B2 (en) * 2006-05-12 2010-09-14 Intel Corporation Method and apparatus for managing power from a sequestered partition of a processing system
US20110202778A1 (en) * 2006-05-12 2011-08-18 Zmudzinski Krystof C Method and apparatus for managing power from a sequestered partition of a processing system
US8736617B2 (en) 2008-08-04 2014-05-27 Nvidia Corporation Hybrid graphic display
US8799425B2 (en) 2008-11-24 2014-08-05 Nvidia Corporation Configuring display properties of display units on remote systems
US20100131623A1 (en) * 2008-11-24 2010-05-27 Nvidia Corporation Configuring Display Properties Of Display Units On Remote Systems
US20100138768A1 (en) * 2008-12-02 2010-06-03 Nvidia Corporation Simplifying Configuration Of Multiple Display Units For Common Use
WO2010077923A2 (en) * 2008-12-16 2010-07-08 The Regents Of The University Of Michigan Computer energy conservation with a scalable psu configuration
WO2010077923A3 (en) * 2008-12-16 2010-09-23 The Regents Of The University Of Michigan Computer energy conservation with a scalable psu configuration
US8751843B2 (en) 2008-12-16 2014-06-10 The Regents Of The University Of Michigan Computer energy conservation with a scalable PSU configuration
US20100165897A1 (en) * 2008-12-30 2010-07-01 Kapil Sood Reduced Power State Network Processing
US9223392B2 (en) 2008-12-30 2015-12-29 Intel Corporation Reduced power state network processing
US8498229B2 (en) 2008-12-30 2013-07-30 Intel Corporation Reduced power state network processing
US9075559B2 (en) 2009-02-27 2015-07-07 Nvidia Corporation Multiple graphics processing unit system and method
US20100220102A1 (en) * 2009-02-27 2010-09-02 Nvidia Corporation Multiple graphics processing unit system and method
US9135675B2 (en) 2009-06-15 2015-09-15 Nvidia Corporation Multiple graphics processing unit display synchronization system and method
US20110025696A1 (en) * 2009-07-29 2011-02-03 Nvidia Corporation Method and system for dynamically adding and removing display modes coordinated across multiple graphcis processing units
US8766989B2 (en) 2009-07-29 2014-07-01 Nvidia Corporation Method and system for dynamically adding and removing display modes coordinated across multiple graphics processing units
US20110055538A1 (en) * 2009-08-25 2011-03-03 Samsung Electronics Co., Ltd. Method and apparatus for controlling operation of booting video image reproducing apparatus
US8918629B2 (en) * 2009-08-25 2014-12-23 Samsung Electronics Co., Ltd. Method and apparatus for controlling operation of booting video image reproducing apparatus
US9519329B2 (en) 2009-09-08 2016-12-13 Samsung Electronics Co., Ltd. Image forming apparatus and power control method thereof
US8780122B2 (en) 2009-09-16 2014-07-15 Nvidia Corporation Techniques for transferring graphics data from system memory to a discrete GPU
US9111325B2 (en) 2009-12-31 2015-08-18 Nvidia Corporation Shared buffer techniques for heterogeneous hybrid graphics
US20130067259A1 (en) * 2011-09-08 2013-03-14 Infineon Technologies Ag Standby operation with additional micro-controller
US9021284B2 (en) * 2011-09-08 2015-04-28 Infineon Technologies Ag Standby operation with additional micro-controller
US20130097444A1 (en) * 2011-10-12 2013-04-18 Apple Inc. Using latched events to manage sleep/wake sequences on computer systems
US8719609B2 (en) * 2011-10-12 2014-05-06 Apple Inc. Using latched events to manage sleep/wake sequences on computer systems
US20120102346A1 (en) * 2011-12-30 2012-04-26 Jawad Haj-Yihia Connected standby sleep state
US8230247B2 (en) * 2011-12-30 2012-07-24 Intel Corporation Transferring architectural functions of a processor to a platform control hub responsive to the processor entering a deep sleep state
US8788861B2 (en) 2011-12-30 2014-07-22 Intel Corporation Connected standby sleep state for increased power savings
US8458503B1 (en) 2011-12-30 2013-06-04 Intel Corporation Connected standby sleep state
US8924755B2 (en) 2011-12-30 2014-12-30 Intel Corporation Connected standby sleep state
US20130326206A1 (en) * 2012-05-30 2013-12-05 Advanced Micro Devices, Inc. Reintialization of a processing system from volatile memory upon resuming from a low-power state
US9182999B2 (en) * 2012-05-30 2015-11-10 Advanced Micro Devices, Inc. Reintialization of a processing system from volatile memory upon resuming from a low-power state
US9818379B2 (en) 2013-08-08 2017-11-14 Nvidia Corporation Pixel data transmission over multiple pixel interfaces
WO2015200077A1 (en) * 2014-06-27 2015-12-30 Intel Corporation System standby emulation with fast resume
US9785447B2 (en) 2014-06-27 2017-10-10 Intel Corporation System standby emulation with fast resume
US20170242758A1 (en) * 2016-02-24 2017-08-24 Quanta Computer Inc. Hardware recovery systems

Also Published As

Publication number Publication date Type
US6782472B2 (en) 2004-08-24 grant
CN100530043C (en) 2009-08-19 grant
EP1228413A2 (en) 2002-08-07 application
JP3701910B2 (en) 2005-10-05 grant
JP2003519830A (en) 2003-06-24 application
WO2001033322A2 (en) 2001-05-10 application
CN1415085A (en) 2003-04-30 application
US6571333B1 (en) 2003-05-27 grant
WO2001033322A3 (en) 2002-06-06 application
US20030172313A1 (en) 2003-09-11 application
EP1228413B1 (en) 2011-05-18 grant

Similar Documents

Publication Publication Date Title
US5799196A (en) Method and apparatus of providing power management using a self-powered universal serial bus (USB) device
US5925133A (en) Integrated processor system adapted for portable personal information devices
US5546568A (en) CPU clock control unit
US6457082B1 (en) Break event generation during transitions between modes of operation in a computer system
US6357013B1 (en) Circuit for setting computer system bus signals to predetermined states in low power mode
US5524249A (en) Video subsystem power management apparatus and method
US6467042B1 (en) Method and/or apparatus for lowering power consumption in a peripheral device
US6546472B2 (en) Fast suspend to disk
US5041964A (en) Low-power, standby mode computer
US7437575B2 (en) Low power mode for device power management
US5596765A (en) Integrated processor including a device for multiplexing external pin signals
US5590342A (en) Method and apparatus for reducing power consumption in a computer system using virtual device drivers
US5754869A (en) Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers
US5423045A (en) System for distributed power management in portable computers
US6888332B2 (en) Computer system and method of controlling rotation speed of cooling fan
US5596756A (en) Sub-bus activity detection technique for power management within a computer system
US5504910A (en) Power management unit including software configurable state register and time-out counters for protecting against misbehaved software
US5167024A (en) Power management for a laptop computer with slow and sleep modes
US5978903A (en) Apparatus and method for automatically accessing a dynamic RAM for system management interrupt handling
US6618813B1 (en) Method for suspending, resuming, and turning on a computer system without being affected by an abnormal power failure
US5230074A (en) Battery operated computer power management system
US20090204837A1 (en) Power control system and method
US6308279B1 (en) Method and apparatus for power mode transition in a multi-thread processor
US5559966A (en) Method and apparatus for interfacing a bus that operates at a plurality of operating potentials
US6584573B1 (en) Placing a computer system into a sleeping state