US20040217482A1 - Structure and method for low-stress concentration solder bumps - Google Patents

Structure and method for low-stress concentration solder bumps Download PDF

Info

Publication number
US20040217482A1
US20040217482A1 US10/852,921 US85292104A US2004217482A1 US 20040217482 A1 US20040217482 A1 US 20040217482A1 US 85292104 A US85292104 A US 85292104A US 2004217482 A1 US2004217482 A1 US 2004217482A1
Authority
US
United States
Prior art keywords
structure
solder
ubm
layer
solder bump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/852,921
Inventor
Chung Wang
Chender Huang
Pei Tsao
Ken Chen
Hank Huang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US10/177,912 priority Critical patent/US6774026B1/en
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US10/852,921 priority patent/US20040217482A1/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, CHUNG-YU, CHEN, KEN, HUANG, CHENDER, HUANG, HANK, TSAO, PEI HAW
Publication of US20040217482A1 publication Critical patent/US20040217482A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05026Disposition the internal layer being disposed in a recess of the surface
    • H01L2224/05027Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13005Structure
    • H01L2224/13006Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Abstract

Low stress concentration solder bumps are created on a semiconductor wafer by the removal of metal oxides on the edges of under bump metallurgy, (UBM). The removal of the oxides from the circular edge of the UBM allow the solder of the solder bump to wet the sides of the UBM, mainly the plated copper portion, thereby resulting in a solder bump structure with a filled undercut. This results in a lower stress concentration solder bump structure. This solder bump structure is obtained after the solder bumps have been reflowed on the wafer.

Description

    BACKGROUND OF THE INVENTION
  • (1) Technical Field [0001]
  • This invention relates in general to structure and shape of solder bumps used in the interconnection of integrated circuits. In addition to the process of obtaining the desired structure for enhanced interconnection reliability. [0002]
  • (2) Description of Prior Art [0003]
  • The following four U.S. patents relate to solder bump structures or methods of fabrication. [0004]
  • U.S. Pat. No. 6,156,635 issued Dec. 5, 2000, to Masaharu Mizuta disclosed a method for correcting solder bumps. [0005]
  • U.S. Pat. No. 6,146,984 issued Nov. 14, 2000, to Jacques Leibovitz et. al., discloses a method for obtaining uniform height solder bumps. [0006]
  • U.S. Pat. No. 6,142,361 issued Nov. 7, 2000, to Francis J. Downes et.al, discloses a solder bump assembly method using magnetic force and adhesives. [0007]
  • U.S. Pat. No. 6,211,052B1 issued Apr. 3, 2001, to Warren M. Farnworth discloses a mask pattern process for forming UBM pads and solder bumps. [0008]
  • The advent of VLSI technology in the semiconductor field has created the need for higher interconnection density on the surface of the semiconductor chip or die. These interconnections are used to connect the chip terminals to the next level of package or circuit board. The need for higher density interconnections results from the smaller circuit devices results in higher circuit count per chip. The higher circuit count requires more signal input, and signal output connections. In addition, the higher circuit count requires more power to be delivered to the chip or die requiring more power connections. The need for higher interconnection density has resulted in interconnection techniques such as solder bumps that are capable of utilizing the total area of the chip, thus providing more interconnections per chip. The wire bonding technology which is also used for chip interconnections mainly utilizes the periphery of the chip and is limited to the number of interconnections it can provide for a comparable size chip. [0009]
  • The long term reliability of interconnections is an important aspect of the interconnection technology. The design and method of manufacturing the solder bumps dictates the structure of the solder bumps and their inherent long term reliability. [0010]
  • Solder bumps are created on the semiconductor chips or dies at the semiconductor wafer level prior to dicing into chips or dies. After the circuits are formed on the wafer and insulating oxide layers are deposited, FIG. 1 [0011] 10, contact holes to the circuit metallurgy are etched in the insulating layer utilizing photo lithographic techniques. Metallization layers are then created to provide contact to the circuits and allow for the fabrication of solder bumps at the appropriate spots. The metal layers that are deposited usually are referred to as, “under ball metallurgy”, or UBM consist of the following:
  • A layer of metal [0012] 12 that adheres to the circuit metal and the insulating oxide, usually a thin layer 0.1˜0.2 um thickness of titanium, (Ti).
  • A layer of sputtered copper, (Cu) [0013] 14.
  • A layer of plated copper [0014] 16, usually 4˜8 um thick, that forms a protective barrier against contamination of the base metallurgy.
  • Finally, a layer of plated nickel, (Ni) [0015] 18, is deposited to allow for adhesion or wetting of the solder, usually a lead tin, (Pb—Sn), alloy.
  • The lead-tin solder is deposited by planting through holes in a photoresist layer that has been patterned to have openings, circular holes, over the desired contact area. After the photoresist is removed the UBM is etched using the plated solder as a mask. The etching process is performed in several steps. First, the nickel layer is etched, then the thick copper layer, and finally the adhesive titanium layer. In etching the copper layer [0016] 16, an undercut results as shown Due to its thickness, the copper needs to be exposed to the etchant for a longer period resulting in an undercut. The undercut is detrimental to the long term reliability of the interconnection but is an inherent result of the etching process. After a solder reflow-step that utilizes flux the resultant structure shown in FIG. 1 is achieved.
  • Samples of the finished wafers and/or chips are tested for mechanical integrity of the solder bumps by the use of bump shear or die shear tests. These tests have been correlated with long term reliability testing, i.e., thermal cycling to indicate levels of reliability. The main indicator is the location of the bump failure at the shear tests. An acceptable result is when the shear tests result in the majority of the failures in the bulk solder and not at the chip interface. [0017]
  • SUMMARY OF THE INVENTION
  • The objective of the invention is to provide a solder bump comprised of a structure that has a low stress concentration profile. [0018]
  • A further objective of the invention is to provide a method for obtaining a low stress concentration solder ball structure. [0019]
  • Another objective of the invention is to provide a method for obtaining oxide free UBM edges. [0020]
  • An additional objective of the invention is to provide a method wherein the solder of the solder bump contacts the circular edge of the UBM. [0021]
  • In addition, an objective of the present invention is to provide a method to allow the solder of a solder bump to completely fill the undercut of the UBM. [0022]
  • The above objectives are achieved by the present invention by providing a solder bump structure that has a profile free of any discontinuities which would cause high stress concentration factors. One of the main discontinuities that exist in solder bump technology is the resultant undercut of the thick copper layer in the UBM due to the etching process. The present invention achieves a structure that allows the solder of the solder bump to fully cover the sides of the UBM as shown in FIG. 2. FIG. 2 shows that the undercut has been filled in by the solder and provides a low stress solder bump. [0023]
  • The low stress structure shown in FIG. 2 is achieved by a solder bump reflow process utilizing a rosin type flux applied to the wafer by spin coating. The wafer is then placed in a reflow oven where the action of the flux removes any oxides present on the edges of the UBM and allows the solder bump to wet the circular edge and flow to the surface of the wafer.[0024]
  • DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross section of a typical solder bump of the prior art. [0025]
  • FIG. 2 is a cross section of the low stress solder bump of the present invention. [0026]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • In order to meet the demands for the higher number of interconnections on advanced semiconductor chips or dies an interconnection technology is required that can provide high interconnection density. Solder bump technology has shown that it can provide the high interconnection density by allowing for close spacing of the interconnections as well as utilizing the total area of the semiconductor chip or die. [0027]
  • The solder bump technology used in the present invention utilizes lead-tin solder 5% tin Sn 95% lead Pb, or 63% Sn and 37% Pb depending on the product application. The lead-tin alloy is evaporated through a metal mask onto the semiconductor wafer that has semiconductor circuits, a passivation layer, and the under bump metallurgy or UBM deposited on it. The solder bumps are then reflowed in an inert, Nitrogen (N2) atmosphere at 360 degrees C. for 45-90 seconds. During the reflow process the solder alloy forms semicircular spheres on the surface of the wafer. This phenomenon is due to the surface tension of the molten solder alloy. [0028]
  • The interconnecting of integrated circuit chips or dies to the next level of package has utilized a technology referred to as solder bumps. This technology provides the necessary interconnection density required by the high demand for input, output, and power connections to service the high circuit count in today's integrated circuits. The solder bump structure is formed at the wafer level after the circuits and insulation layers are formed on the wafer. [0029]
  • Solder bump technology utilizes lead-tin (Pb/Sn) solder reflowed into a sphere that interconnects the circuit terminals of the circuits to the surface of the chip or die. The solder bumps are then utilized to interconnect the chip or die terminals to the next level of package or circuit board. Inherent in the solder bump technology is the ability to place the solder bumps on tight spacing as well as to utilize the total area of the semiconductor chip or die. This allows for a much larger number of interconnections per semiconductor chip or die. [0030]
  • Electronic products that use semiconductor chips or dies are subjected to use conditions that involve shock, vibration, and thermal excursions. Thermal excursions or temperature changes are due to the product environment as well as to the power consumed by the product during the use condition. These temperature changes result in physical expansion of components; i.e., the semiconductor chips or dies and the circuit boards that interconnect them. Due to the different rates or expansion, mechanical stresses result in the interconnecting elements. The solder bump technology, design, and method of fabrication need to have the mechanical integrity to withstand the long term effects of the temperature changes. [0031]
  • The process begins by the deposition of the “under bump metallurgy,”UBM, on the wafer FIG. 1. The UBM deposition process consists of the following steps: [0032]
  • Contact holes [0033] 10 to the circuit metallurgy are etched in the insulating oxide layer by conventional lithographic techniques.
  • A metallurgy adhesion layer of titanium [0034] 12 (Ti) 0.1˜0.2 um thickness is sputtered onto the wafer.
  • A layer of thin copper [0035] 14 (Cu) which acts as a transition layer is deposited on the wafer by sputtering.
  • A thick layer of copper [0036] 16 (Cu), 4˜8 um used as a barrier layer, is electroplated onto the wafer.
  • A layer of nickel [0037] 18 (Ni), 3˜6 um in thickness used for the wetting of the solder is electroplated on to the wafer.
  • After the blanket deposition of the UBM which covers the surface of the wafer, lead-tin (Pb—Sn) solder 20 is electroplated on to the wafer through a mask The lead-tin solder composition maybe 5% Sn 95% PB or 63% Sn 37% Pb depending on the final usage of the semiconductor die. The mask is so patterned so as to allow the solder to be deposited over the circular contact hole area. The UBM is then selectively etched in the area not covered by the solder. [0038]
  • The etching process is performed in several steps. First the nickel layer is etched, then the thick copper layer, and finally the adhesive titanium layer. In etching the copper layer [0039] 16, an undercut results as shown. Due to its thickness, the copper needs to be exposed to the etchant for a longer period resulting in an undercut.
  • The present invention provides a solder bump structure that removes the high stress concentration that results from the etching of the copper and the resultant UBM undercut. This key feature of the invention is accomplished by using a rosin flux; for example, RMA as provided by Alpha Metal Corp. during the solder reflow process. This eliminates the metal oxides from the edge of the UBM and allows the solder to wet and flow into the undercut area. This is shown in FIG. 2. [0040]
  • Although the invention has been described and illustrated with reference to specific illustrative embodiments thereof, it is not intended that the invention be limited to those illustrative embodiments. Those skilled in the art will recognize that variations and modifications can be made without departing from the spirit of the invention. It is therefore intended to include within the invention all such variations and modifications which fall within the scope of the appended claims and equivalents thereof. [0041]

Claims (10)

1. A solder bump structure comprising:
a semiconductor substrate with etched contact holes;
an under bump metallurgy UBM structure, in and above said contact holes; and
a solder bump over said UBM structure wherein the solder totally contacts the edges of the UBM.
2. The structure of claim 1 wherein said UBM has edges that are devoid of any metal oxides.
3. The solder bump structure of claim 1 wherein the structure has a shape that is devoid of high stress concentration locations.
4. The structure of claim 1 wherein a first layer of the UBM is a 0.1-0.2 um layer of titanium (Ti).
5. The structure of claim 5 wherein a second layer of the UBM, formed over said first layer, is a 4˜8 um layer of copper (Cu).
6. The structure of claim 6 wherein a third layer of the UBM, formed over said second layer, is a 3˜6 um layer of nickel (Ni).
7. The structure of claim 1 further comprising a bond pad which is contacted by said UBM structure.
8. The structure of claim 1 wherein the solder bumps are comprised of 5% SN 95% Pb.
9. The structure of claim 1 wherein the solder bumps are comprised of 63% Sn 37% Pb.
10-18. Canceled.
US10/852,921 2002-06-20 2004-05-25 Structure and method for low-stress concentration solder bumps Abandoned US20040217482A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/177,912 US6774026B1 (en) 2002-06-20 2002-06-20 Structure and method for low-stress concentration solder bumps
US10/852,921 US20040217482A1 (en) 2002-06-20 2004-05-25 Structure and method for low-stress concentration solder bumps

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/852,921 US20040217482A1 (en) 2002-06-20 2004-05-25 Structure and method for low-stress concentration solder bumps

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/177,912 Division US6774026B1 (en) 2002-06-20 2002-06-20 Structure and method for low-stress concentration solder bumps

Publications (1)

Publication Number Publication Date
US20040217482A1 true US20040217482A1 (en) 2004-11-04

Family

ID=32823313

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/177,912 Active US6774026B1 (en) 2002-06-20 2002-06-20 Structure and method for low-stress concentration solder bumps
US10/852,921 Abandoned US20040217482A1 (en) 2002-06-20 2004-05-25 Structure and method for low-stress concentration solder bumps

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/177,912 Active US6774026B1 (en) 2002-06-20 2002-06-20 Structure and method for low-stress concentration solder bumps

Country Status (1)

Country Link
US (2) US6774026B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100213608A1 (en) * 2009-02-24 2010-08-26 Unisem Advanced Technologies Sdn. Bhd., a company incorporated in Malaysia Solder bump UBM structure
WO2018016723A1 (en) * 2016-07-18 2018-01-25 엘비세미콘 주식회사 Semiconductor package and manufacturing method thereof

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10239081B4 (en) * 2002-08-26 2007-12-20 Qimonda Ag Method for producing a semiconductor device
JP4327656B2 (en) * 2004-05-20 2009-09-09 Necエレクトロニクス株式会社 Semiconductor device
JP2006278551A (en) * 2005-03-28 2006-10-12 Fujitsu Ltd Semiconductor device and its manufacturing method
TWI298204B (en) * 2005-11-21 2008-06-21 Advanced Semiconductor Eng Structure of bumps forming on an under metallurgy layer and method for making the same
US20100032194A1 (en) * 2008-08-08 2010-02-11 Ibiden Co., Ltd. Printed wiring board, manufacturing method for printed wiring board and electronic device
TWI394253B (en) * 2009-03-25 2013-04-21 Advanced Semiconductor Eng Chip having bump and package having the same
JP2011165862A (en) * 2010-02-09 2011-08-25 Sony Corp Semiconductor device, chip-on-chip mounting structure, method for manufacturing semiconductor device, and method for forming chip-on-chip mounting structure
TWI416641B (en) * 2010-02-22 2013-11-21 Chipmos Technologies Inc Method for manufacturing a semiconductor structure

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6030512A (en) * 1997-03-31 2000-02-29 Shinko Electric Industries, Co. Ltd. Device for forming bumps by metal plating
US6142361A (en) * 1999-12-09 2000-11-07 International Business Machines Corporation Chip C4 assembly improvement using magnetic force and adhesive
US6146984A (en) * 1999-10-08 2000-11-14 Agilent Technologies Inc. Method and structure for uniform height solder bumps on a semiconductor wafer
US6156635A (en) * 1998-02-17 2000-12-05 Mitsubishi Denki Kabushiki Kaisha Method of correcting solder bumps
US6211052B1 (en) * 1996-03-07 2001-04-03 Micron Technology, Inc. Mask repattern process
US6222279B1 (en) * 1995-03-20 2001-04-24 Mcnc Solder bump fabrication methods and structures including a titanium barrier layer
US6228681B1 (en) * 1999-03-10 2001-05-08 Fry's Metals, Inc. Flip chip having integral mask and underfill providing two-stage bump formation
US6251501B1 (en) * 1999-03-29 2001-06-26 Delphi Technologies, Inc. Surface mount circuit device and solder bumping method therefor
US6372624B1 (en) * 1997-08-04 2002-04-16 Micron Technology, Inc. Method for fabricating solder bumps by wave soldering
US6472763B2 (en) * 2000-06-06 2002-10-29 Fujitsu Limited Semiconductor device with bumps for pads
US20020185733A1 (en) * 2001-06-12 2002-12-12 Chow Yeung Ming Barrier cap for under bump metal
US6569752B1 (en) * 1999-03-11 2003-05-27 Kabushiki Kaisha Toshiba Semiconductor element and fabricating method thereof
US6596620B2 (en) * 2001-03-19 2003-07-22 Texas Instruments Incorporated BGA substrate via structure
US6768210B2 (en) * 2001-11-01 2004-07-27 Texas Instruments Incorporated Bumpless wafer scale device and board assembly
US6818545B2 (en) * 2001-03-05 2004-11-16 Megic Corporation Low fabrication cost, fine pitch and high reliability solder bump
US6819002B2 (en) * 2002-10-25 2004-11-16 Advanced Semiconductor Engineering, Inc. Under-ball-metallurgy layer

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6222279B1 (en) * 1995-03-20 2001-04-24 Mcnc Solder bump fabrication methods and structures including a titanium barrier layer
US6211052B1 (en) * 1996-03-07 2001-04-03 Micron Technology, Inc. Mask repattern process
US6030512A (en) * 1997-03-31 2000-02-29 Shinko Electric Industries, Co. Ltd. Device for forming bumps by metal plating
US6372624B1 (en) * 1997-08-04 2002-04-16 Micron Technology, Inc. Method for fabricating solder bumps by wave soldering
US6156635A (en) * 1998-02-17 2000-12-05 Mitsubishi Denki Kabushiki Kaisha Method of correcting solder bumps
US6228681B1 (en) * 1999-03-10 2001-05-08 Fry's Metals, Inc. Flip chip having integral mask and underfill providing two-stage bump formation
US6569752B1 (en) * 1999-03-11 2003-05-27 Kabushiki Kaisha Toshiba Semiconductor element and fabricating method thereof
US6251501B1 (en) * 1999-03-29 2001-06-26 Delphi Technologies, Inc. Surface mount circuit device and solder bumping method therefor
US6146984A (en) * 1999-10-08 2000-11-14 Agilent Technologies Inc. Method and structure for uniform height solder bumps on a semiconductor wafer
US6142361A (en) * 1999-12-09 2000-11-07 International Business Machines Corporation Chip C4 assembly improvement using magnetic force and adhesive
US6472763B2 (en) * 2000-06-06 2002-10-29 Fujitsu Limited Semiconductor device with bumps for pads
US6818545B2 (en) * 2001-03-05 2004-11-16 Megic Corporation Low fabrication cost, fine pitch and high reliability solder bump
US6596620B2 (en) * 2001-03-19 2003-07-22 Texas Instruments Incorporated BGA substrate via structure
US20020185733A1 (en) * 2001-06-12 2002-12-12 Chow Yeung Ming Barrier cap for under bump metal
US6768210B2 (en) * 2001-11-01 2004-07-27 Texas Instruments Incorporated Bumpless wafer scale device and board assembly
US6819002B2 (en) * 2002-10-25 2004-11-16 Advanced Semiconductor Engineering, Inc. Under-ball-metallurgy layer

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100213608A1 (en) * 2009-02-24 2010-08-26 Unisem Advanced Technologies Sdn. Bhd., a company incorporated in Malaysia Solder bump UBM structure
US7915741B2 (en) 2009-02-24 2011-03-29 Unisem Advanced Technologies Sdn. Bhd. Solder bump UBM structure
WO2018016723A1 (en) * 2016-07-18 2018-01-25 엘비세미콘 주식회사 Semiconductor package and manufacturing method thereof
KR101926713B1 (en) * 2016-07-18 2018-12-07 엘비세미콘 주식회사 Semiconductor package and method of fabricating the same

Also Published As

Publication number Publication date
US6774026B1 (en) 2004-08-10

Similar Documents

Publication Publication Date Title
KR100375460B1 (en) Method for preparing a conductive pad for electrical connection and conductive pad formed
US6555908B1 (en) Compliant, solderable input/output bump structures
US5134460A (en) Aluminum bump, reworkable bump, and titanium nitride structure for tab bonding
US6555921B2 (en) Semiconductor package
US7250678B2 (en) Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same
US6784543B2 (en) External connection terminal and semiconductor device
US6235552B1 (en) Chip scale package and method for manufacturing the same using a redistribution substrate
US9252120B2 (en) Copper post solder bumps on substrates
US6798050B1 (en) Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US5470787A (en) Semiconductor device solder bump having intrinsic potential for forming an extended eutectic region and method for making and using the same
TWI317548B (en) Chip structure and method for fabricating the same
CN1255875C (en) Layout and process for a device with segmented ball limited metallurgy for the inputs and outputs
US8159074B2 (en) Chip structure
EP0398485B1 (en) A method of making a Flip Chip Solder bond structure for devices with gold based metallisation
US6015505A (en) Process improvements for titanium-tungsten etching in the presence of electroplated C4's
US7911805B2 (en) Multilayer wiring element having pin interface
EP1036414B1 (en) A method of forming a chip scale package using large ductile solder balls
US7382049B2 (en) Chip package and bump connecting structure thereof
US7329563B2 (en) Method for fabrication of wafer level package incorporating dual compliant layers
US7361990B2 (en) Reducing cracking of high-lead or lead-free bumps by matching sizes of contact pads and bump pads
JP2006140508A (en) Manufacturing method of semiconductor package
US6727576B2 (en) Transfer wafer level packaging
US6753208B1 (en) Wafer scale method of packaging integrated circuit die
US7667335B2 (en) Semiconductor package with passivation island for reducing stress on solder bumps
US8686560B2 (en) Wafer-level chip-scale package device having bump assemblies configured to mitigate failures due to stress

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CHUNG-YU;HUANG, CHENDER;TSAO, PEI HAW;AND OTHERS;REEL/FRAME:015389/0236;SIGNING DATES FROM 20020403 TO 20040403

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION