New! View global litigation for patent families

US20040183427A1 - Layered structure of wire (s) formed in contact hole, a manufacturing method therefor, and a display apparatus having the same - Google Patents

Layered structure of wire (s) formed in contact hole, a manufacturing method therefor, and a display apparatus having the same Download PDF

Info

Publication number
US20040183427A1
US20040183427A1 US10796189 US79618904A US2004183427A1 US 20040183427 A1 US20040183427 A1 US 20040183427A1 US 10796189 US10796189 US 10796189 US 79618904 A US79618904 A US 79618904A US 2004183427 A1 US2004183427 A1 US 2004183427A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
layer
insulating
metal
film
formed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10796189
Inventor
Isao Hasegawa
Koji Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41733Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • H01L29/458Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/28Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including components using organic materials as the active part, or using a combination of organic materials with other materials as the active part
    • H01L27/32Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including components using organic materials as the active part, or using a combination of organic materials with other materials as the active part with components specially adapted for light emission, e.g. flat-panel displays using organic light-emitting diodes [OLED]
    • H01L27/3241Matrix-type displays
    • H01L27/3244Active matrix displays
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/12All metal or with adjacent metals
    • Y10T428/12493Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
    • Y10T428/12528Semiconductor component
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer

Abstract

A contact hole is formed, by etching that uses buffered hydrofluoric acid, in a gate insulating film made of SiO2 and an interlayer insulating layer, formed on the gate insulating film, which is made of SiN. In this contact hole, there is formed an electrode which includes: a first protective metal layer made of a refractory metal; a wiring layer, formed on the first protective metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and a second protective metal layer, made of a refractory metal, which is formed thicker than the gate insulating film.

Description

    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to a layered structure of wire(s), a manufacturing method therefor, and a display apparatus including the layered structure of wire(s).
  • [0003]
    2. Description of the Related Art
  • [0004]
    Display apparatus using thin film transistors (hereinafter simply referred to as TFTs) as switching elements have been on the market these days. Recently organic electroluminescent (EL) display apparatus employing current-driven type organic light emitting diodes (hereinafter also referred to as OLED) that function as luminous elements are attracting attention as display apparatus to replace CRTs and LCDs. In display apparatus using organic electroluminescent (EL) elements, the TFTs are used also to drive the organic EL elements.
  • [0005]
    [0005]FIG. 5 is a cross-sectional view of a TFT in a display apparatus using an organic EL element. A TFT 200 has a stacked structure in the order of an insulating substrate 210 which is made of quartz glass or the like, an active layer 243 which is made of a polycrystalline silicon, a gate insulating film 212 which is made of SiO2 (silicon oxide), and a gate electrode 242 which is made of a refractory metal such as molybdenum (Mo). The active layer 243 is provided with a channel 243 c below the gate electrode 242 and a drain 243 d and a source 243 s, both formed by ion injection with the gate electrode 242 as a mask, on both sides of the channel 243 c.
  • [0006]
    The TFT 200 further includes an interlayer insulating film 215 which comprises a first interlayer insulating film 213 made of SiN and a second interlayer insulating film 214 made of SiO2, a drain electrode 253 and a source electrode 254. The drain electrode 253 and the source electrode 254 are formed by filling aluminum (Al) or like metal in the contact holes provided corresponding to the drain 243 d and the source 243 s, respectively. The contact holes to be used in forming the drain electrode 253 and the source electrode 254 are formed by etching with buffered hydrofluoric acid or the like.
  • [0007]
    In the TFT 200 structured as described above, however, the first interlayer insulating film 213 is made of SiN which has a lower etching rate than SiO2 that constitutes the gate insulating film 212 therebelow when using buffered hydrofluoric acid. Thus, if the contact holes are formed by wet etching using the buffered hydrofluoric acid, an overhang, where more of the gate insulating film 212 is etched as shown in FIG. 6A, will be formed at the boundary between the gate insulating film 212 and the first interlayer insulating film 213. The formation of an overhang like this may cause a problem of increased contact resistance due to a level difference between the drain electrode 253 and the source electrode 254, which are formed by their respective contact holes.
  • [0008]
    With display apparatus using organic EL elements, on the other hand, the driver TFTs including layered structure of wire(s) which serves as a power supply line for the organic EL elements are required to have higher reliability, which is to be realized by such measures as lowering resistance, reducing whiskers and hillocks or eliminating electromigration or stressmigration. To lower the resistance, the drain electrode 253 and the source electrode 254 are structured of a low-resistance metal such as the above-mentioned aluminum. Moreover, whiskers and hillocks are reduced by providing a protective metal layer made of a refractory metal such as molybdenum, in such a manner as to cover the wiring layer made of a low-resistance metal such as aluminum. The protective metal layer like this is formed thinner than the wiring layer made of a low-resistance metal in order to reduce the resistance of the layered structure of wire(s) as a whole and to reduce the unevenness of the panel surface.
  • [0009]
    When the drain electrode 253 and the source electrode 254 are formed of a wiring layer of a low-resistance metal and a protective metal layer, there may arise a problem of the protective metal layer severed due to a level difference created by the overhang formed in the contact hole as shown in FIG. 6B. Moreover, as illustrated therein, a whisker may result at the severed portion. In particular, since the cathode of an organic EL element is formed all above the drain electrode 253 and the source electrode 254, the whisker sprouting on the upper protective metal layer will cause a short circuit between these electrodes and the cathode of the organic EL element, thus rendering the display apparatus defective.
  • SUMMARY OF THE INVENTION
  • [0010]
    The present invention has been made in view of the foregoing circumstances and an object thereof is to provide a layered structure of wire(s) capable of reducing the occurrence of defective display apparatus by preventing a short circuit between electrodes. Another object of the present invention is to reduce the occurrence of whiskers in the layered structure of wire(s). Still another object of the present invention is to lower the resistance of the layered structure of wire(s).
  • [0011]
    According to the present invention, there is provided a layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, and this layered structure of wire(s) includes: a first metal layer which is made of a refractory metal; a wiring layer, formed on the first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and a second metal layer, formed on the wiring layer, which is made of a refractory metal and is thicker than the first insulating layer.
  • [0012]
    By forming the second metal layer thicker than the first insulating layer, it is possible that the second metal layer is formed without the occurrence of any severance even when an overhang is formed at a boundary between the first and second insulating layers at the contact hole. As a result, the formation of whiskers on the second metal layer can be prevented, so that no short circuit is caused between this layered structure of wire(s) and other electrodes.
  • [0013]
    The first insulating layer may be made of SiO2 or SiON. Moreover, the second insulating layer may be made of SiN.
  • [0014]
    As the refractory metal, metal including a group 6A element such as molybdenum (Mo), chromium (Cr) or tungsten (W), for example, may be used. Provision of such a metal layer can contribute to reducing the occurrence of whiskers and hillocks in an interconnection structure. Moreover, these group 6A elements are characterized in that they exhibit less diffusion against the low-resistance metal. Furthermore, tantalum (Ta), vanadium (V) or niobium (Nb) may be used as the refractory metal. It is preferable that the refractory metal includes the molybdenum. In particular, the molybdenum can be processed with ease in its manufacturing process.
  • [0015]
    As a metal that constitutes the wiring layer, aluminum (Al), copper (Cu), silver (AG), gold (Au), rhodium (Rh), iridium (Ir), nickel (Ni), platinum (Pt) or palladium (Pd) may be used, for example. The layered structure of wire(s) can be made low-resistant by using these metals as above. Among these metals, aluminum in particular, copper or silver whose resistivity is lower than that of aluminum is preferably used. It is particularly preferable that the wiring layer be made of metal including aluminum. Thereby, the adhesion of aluminum with the metal layer made of the refractory metal is enhanced because reactivity of aluminum is high, thus contributing to the improvement of a yield of the layered structure of wire(s).
  • [0016]
    According to the present invention, there is provided a layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, and the layered structure of wire(s) includes: a first metal layer which is made of a refractory metal; a wiring layer, formed on the first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and a second metal layer, formed on the wiring layer, which is made of a refractory metal and is so formed as to be thicker than a distance between an overhang and the first insulating layer therebelow, wherein the contact hole is formed by using a predetermined etchant, and in the second insulating film there is formed the overhang which is protruded beyond the first insulating film toward the center of the contact hole.
  • [0017]
    By forming the second metal layer thicker than the distance between the overhang formed on the second insulating film at the contact hole and the first insulating film therebelow, it is possible that the second metal layer is formed without the occurrence of any severance since the effect of the overhang will be thus absorbed. Thus, the formation of whiskers on the second metal layer can be prevented, so that no short circuit is caused between this layered structure of wire(s) and other electrodes. It is to be understood that the second metal layer in this case can be formed thicker than the distance between a tip of the overhang and the first insulating film therebelow.
  • [0018]
    A buffered hydrofluoric acid may be used as the predetermined etchant.
  • [0019]
    According to the present invention, there is provided a layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, and the layered structure of wire(s) includes: a first metal layer which is made of a refractory metal; a wiring layer, formed on the first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and a second metal layer, formed on the wiring layer, which is made of a refractory metal and is formed to have thickness such that any severance does not occur due to a level difference caused by different etching rates of the first insulating layer and the second insulating layer when using a predetermined etchant, wherein the contact hole is formed by using the predetermined etchant.
  • [0020]
    By forming the second metal layer accordingly, it is possible that the second metal layer is formed without the occurrence of any severance. Thus, the formation of whiskers on the second metal layer can be prevented, so that no short circuit is caused between this layered structure of wire(s) and other electrodes.
  • [0021]
    The contact hole may be formed in such a manner that the second insulating layer has a taper slower than that of the first insulating layer.
  • [0022]
    By forming the taper of the second insulating layer slower than that of the first insulating layer, the effect of the overhang can be reduced, so that the thickness of the second metal layer can be made smaller. Thus, the layered structure of wire(s) can be made low-resistant.
  • [0023]
    The insulating film may further include a third insulating layer, formed on the second insulating layer, which is made of material whose etching rate is greater than that of the second insulating layer when using the predetermined etchant. In a case when the second insulating layer is SiN, the third insulating layer may be made of SiO2 or SiON. By providing another insulating layer such as the third insulating layer described above, the third insulating layer is etched faster than the second insulating layer during etching, so that the second insulating layer is also etched from the above and the taper of the second insulating layer can be made looser.
  • [0024]
    The second insulating layer may be formed such that the thickness of the second insulating layer is greater than or equal to that of the first insulating layer and is less than or equal to approximately 600 nm.
  • [0025]
    By forming the second insulating layer in a manner such that the thickness of the second insulating layer is greater than or equal to the thickness of the first insulating layer, the taper of the second insulating layer can be made looser than that of the first insulating layer. Moreover, by forming the second insulating layer in a manner such that the thickness thereof is less than or equal to 600 nm, etching time required for the formation of the contact hole can be controlled, so that spreading of the contact hole can be properly restricted.
  • [0026]
    The first metal layer can be formed thicker than the first insulating layer. By forming the first metal layer thicker than the first insulating layer, it is possible that the first metal layer is formed without the occurrence of any severance even when the overhang is formed at the boundary between the first and second insulating layers at the contact hole. As a result, the formation of whiskers on the first metal layer can be prevented, so that no short circuit is caused between this layered structure of wire(s) and other electrodes.
  • [0027]
    The above-described layered structure of wire(s) can be used for a semiconductor device including a semiconductor layer provided between a substrate and the first insulation layer, and a gate electrode provided in a position different from a spot where the contact hole is formed over the first insulating layer. In that case, the first insulating layer functions as a gate insulating film, and the second insulating layer functions as a gate insulating film or an interlayer insulating film. The contact hole may be formed in such a manner that the first and second insulating layers are penetrated through by the contact hole in order that the layered structure of wire(s) is connected to the semiconductor layer.
  • [0028]
    According to the present invention, there is provided a method of manufacturing a layered structure of wire(s), and the method comprises: forming a contact hole in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, by etching with a predetermined etchant; forming a first metal layer which is made of a refractory metal, in the contact hole; forming a wiring layer, on the first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and forming a second metal layer made of a refractory metal, on the wiring layer, so as to be thicker than the first insulating layer.
  • [0029]
    The forming the contact hole may be such that the etching is performed by using an etchant whose etching rate for the first insulating layer is higher than that for the second insulating layer.
  • [0030]
    According to the present invention, there is provided a display apparatus which includes any one of the layered structure of wire(s) described above and an optical element having at least an anode, a luminous element layer and a cathode that are provided above the layered structure of wire(s).
  • [0031]
    According to the present invention, there is provided a display apparatus which includes: a layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order; and an optical element, formed over the layered structure of wire(s), which has at least an anode, a luminous element layer and a cathode, wherein the layered structure of wire(s) includes: a first metal layer which is made of a refractory metal; a wiring layer, formed on the first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and a second metal layer, formed on the wiring layer, which is formed to be thicker than the first insulating layer.
  • [0032]
    By forming the second metal layer thicker than the first insulating layer, it is possible that the second metal layer is formed without the occurrence of any severance even when an overhang is formed at the boundary between the first and second insulating layers at the contact hole. As a result, the formation of whiskers on the second metal layer can be prevented, so that no short circuit is caused between this layered structure of wire(s) and an electrode of the optical element provided thereabove. Especially when the cathode of the optical element is formed commonly for a plurality of pixels of the display apparatus, the prevention of short circuit between the layered structure of wire(s) and the cathode can significantly reduce the probability of the display apparatus rendered defective.
  • [0033]
    It is to be noted that any arbitrary combination of the above-described structural components, and expressions changed between a method and an apparatus are all effective as and encompassed by the present embodiments.
  • [0034]
    Moreover, this summary of the invention does not necessarily describe all necessary features so that the invention may also be sub-combination of these described features.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0035]
    [0035]FIG. 1 is a plan view showing part of a display apparatus.
  • [0036]
    [0036]FIG. 2 is a cross-sectional view of a region indicated and enclosed by a broken line in a display pixel shown in FIG. 1.
  • [0037]
    [0037]FIGS. 3A to 3D illustrate a process of forming a contact hole, a source electrode and a drain electrode.
  • [0038]
    [0038]FIG. 4 is a schematic drawing to explain a second embodiment of the present invention.
  • [0039]
    [0039]FIG. 5 is a cross-sectional view of a conventional TFT in a display apparatus using an organic EL element.
  • [0040]
    [0040]FIG. 6A and FIG. 6B are cross-sectional views of a contact hole in the conventional TFT of the organic EL element.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0041]
    The invention will now be described based on preferred embodiments which do not intend to limit the scope of the present invention but exemplify the invention. All of the features and the combinations thereof described in the embodiment are not necessarily essential to the invention.
  • [0042]
    First Embodiment
  • [0043]
    A layered structure of wire(s) according to a first embodiment of the present invention is used for a TFT which drives a display apparatus including an organic EL element. FIG. 1 is a plan view showing part of this display apparatus. A display apparatus 100 includes a display region 110, indicated by a dashed line in FIG. 1, on an insulating substrate 10, and peripheral drive circuits 120 and 130 which drive the TFT of the display region. A plurality of scanning lines G1 to Gm are connected to the peripheral drive circuit 120, and a plurality of data lines D1 to Dn are connected to the peripheral drive circuit 130.
  • [0044]
    Referring to FIG. 1, shown in the display region 110 is a circuit diagram for a display pixel in the vicinity of a cross-point of the scanning line Gk and the data line Dk. This display pixel includes an organic EL element 60, a first TFT 30, a second TFT 40 and a capacitor C.
  • [0045]
    A gate electrode in the first TFT 30 is connected to the scanning line Gk, a source electrode (or a drain electrode) in the first TFT 30 is connected to the data line Dk, and the drain electrode (or the source electrode) in the first TFT 30 is connected to a gate electrode in the second TFT 40 and one of electrodes in the capacitor C.
  • [0046]
    The gate electrode in the second TFT 40 is connected to the drain electrode (or the source electrode) in the TFT 30. The source electrode in the TFT 40 is connected to an anode of the organic EL element 60, and the drain electrode in the TFT 40 is connected to a power supply line 112. A voltage required for actual light emission of the organic EL element 60 is supplied to the power supply line 112. One of the electrodes of the capacitor C is connected to the drain electrode (or source electrode) in the first TFT 30 and the gate electrode in the second TFT 40. The other of the electrodes of the capacitor C is grounded. The anode of the organic EL element 60 is connected to the source electrode in the second TFT 40, and a cathode of the organic EL element 60 is grounded.
  • [0047]
    [0047]FIG. 2 is a cross-sectional view of a region 150 enclosed by a broken line shown in FIG. 1. Referring to FIG. 2, an active layer 43 is formed on an insulating substrate 10 made of glass, quartz or the like. The active layer 43 is made of a polycrystalline silicon (p—Si) film having been polycrystallized by laser irradiation to amorphous silicon (a—Si) film. In the active layer 43, a source 43 s and a drain 43 d are provided on both sides of a channel 43 c.
  • [0048]
    Over the active layer 43 is formed the gate insulating film 12, over which is then formed the gate electrode 42. The gate electrode 42 is made of a refractory metal such as chromium and molybdenum. The gate electrode 42 is connected to the source in the first TFT 30. In the active layer 43, the channel 43 c is formed under the gate electrode 42.
  • [0049]
    Over the whole surface of the gate insulating film 12 and the gate electrode 42 is formed the interlayer insulating film 15. A contact holes formed in relation to the drain 43 d and the source 43 s are filled with a metal such as aluminum to form the drain electrode 53 and the source electrode 54. A method of forming the contact hole, the drain electrode 53 and the source electrode 54 will be described later.
  • [0050]
    Over the whole surface of the interlayer insulating film 15, the drain electrode 53 and the source electrode 54 is formed a planarized insulating film 17 made of, for example, an organic resin. On the planarized insulating film 17 is formed the organic EL element 60. The organic EL element 60 has a structure where an anode 61, a light emitting element layer 66 and a cathode 67 are deposited in sequence. The anode 61 is connected to the source 43 s via a contact hole formed in relation to the source electrode 54 in the planarized insulating film 17. On the anode 61 is formed an insulating film 68. The insulating film 68 is formed for preventing short-circuit between the cathode 67 and the anode 61 caused by a break in a light emitting element layer 66 due to a step or level difference generated from a thickness of the anode 61.
  • [0051]
    Examples of a material for the anode 61 include Indium-Tin-Oxide (ITO), tin oxide (SnO2) and indium oxide (In2O3). Generally, ITO is used because of its hole-injection effectiveness and a low surface resistance. Examples of a material for the cathode 67 include an aluminum alloy containing a trace amount of lithium, a magnesium-indium alloy, and a magnesium-silver alloy. The light emitting element layer 66 has a structure where a hole transport layer 62, a light-emitting layer 64 and an electron transport layer 65 are deposited in sequence. Examples of a material for the hole transport layer 62 include 4,4′,4″-tris (3-methylphenylphenylamino)triphenylamine (MTDATA), N,N′-Di(naphthalene-1-yl)-N,N′-diphenyl-benzidine(NPB) and N,N′-diphenyl-N,N′-di(3-methylphenyl)-1,1′-biphenyl-4,4′-diamine(TPD). Examples of a material for the light-emitting layer 64 include a bis(benzoquinolinolato)beryllium complex comprising a quinacridone derivative (bis (10-hydroxybenzo[h]quinolinolato) beryllium:Bebq2) and an aluminum-quinolene complex (Alq3). Examples of a material for the electron transport layer 65 include Bebq2 and Alq3.
  • [0052]
    The hole transport layer 62, the electron transport layer 65 and the cathode 67 are formed such that they are shared by a plurality of the organic EL elements 60 in each pixel. The light-emitting layer 64 is formed as an island in response to the anode 61.
  • [0053]
    The above configurations and materials for a pixel are only illustrative and do not limit the scope of the present invention. For example, the first TFT 30 and the second TFT 40 may be of an n-channel type, a p-channel type or even a combination of an n-channel and a p-channel types. The organic EL element 60 may have a structure where the anode 61, the light emitting element layer 66 and the cathode 67 are deposited in reverse. An intervening layer may be formed between layers.
  • [0054]
    There will be described operation for light-emitting of the organic EL element 60 in a pixel thus configured. On applying a gate signal from the scanning line Gk to the gate electrode in the first TFT 30, the first TFT 30 is turned on. Thus, the charge applied from the source (or drain) electrode in the first TFT 30 is stored in the capacitor C while being applied to the gate electrode in the second TFT 40. To the organic EL element 60, a current in response to the voltage applied to the gate electrode in the second TFT 40 is fed from the driving power line 112.
  • [0055]
    In the organic EL element 60, holes injected from the anode 61 and electrons injected from the cathode 67 are recombined inside of the light-emitting layer 64 to excite the organic molecules constituting the light-emitting layer 64 for generating excitons. In the course of energy-emitting inactivation of the excitons, the light-emitting layer 64 emits a light, which is discharged via the transparent anode 61 and is perceived as light-emission of the organic EL element 60.
  • [0056]
    Features of the present invention will be described according to the pixel structure for the organic EL display illustrated above. In one embodiment of the present invention, the drain electrode 53 and the source electrode 54 have a multilayer structure including a wiring layer made of a low resistance metal and protective metal layers made of refractory metal in which the wiring layer is placed between the protective metal layers. As for the first embodiment, the protective meal layers are formed to be thicker than the gate insulating film 12.
  • [0057]
    [0057]FIGS. 3A to 3D are a series of processes showing a method of forming the contact hole, drain electrode 53 and source electrode 54. In this first embodiment of the present invention, a gate insulating film 12 is made of a silicon oxide (SiO2) formed using a CVD method. An interlayer insulating film 15 comprises a first interlayer insulating film 13 which is a silicon nitride (SiN) formed using the CVD method, and a second interlayer insulating film 14 which is a silicon oxide (SiO2) formed also using the CVD method. These first interlayer insulating film 13 and second interlayer insulating film 14 are preferably formed in succession using the CVD method without being taken out of a vacuumed condition. In this manner, dust and other foreign matter in the air are prevented from adhering to the interface between the two films.
  • [0058]
    A method of forming the contact hole is described hereinbelow. Etching is performed with a buffered hydrofluoric acid, using as a mask a resist layer 160 that has an opening in a position corresponding to the source 43 s (or the drain 43 d) of the active layer 43 (see FIG. 2). First, as shown in FIG. 3A, the second interlayer insulating film 14 is removed by etching. At this time, the second interlayer insulating film 14 under the resist layer 160 is also under-etched.
  • [0059]
    Next, as shown in FIG. 3B, the first interlayer insulating film 13 is removed by etching. At this time, the second interlayer insulating film 14, whose etching rate is greater than that of the first interlayer insulating film 13, when using the buffered hydrofluoric acid, is further etched in the lateral direction while the first interlayer insulating film 13 is being etched. As a result, the first interlayer insulating film 13 is etched from above, too, so that a taper angle of the first interlayer insulating film 13 can be made smaller.
  • [0060]
    As shown in FIG. 3C, on completion of the vertical etching of the first interlayer insulating film 13, the etching of the gate insulating film 12 starts. The gate insulating film 12 is etched not only in the vertical direction but also in the horizontal direction. At this time, the first interlayer insulating film 13 is also etched, but the gate insulating film 12, whose etching rate is greater than that of the first interlayer insulating film 13 when using the buffered hydrofluoric acid, is further etched in the horizontal direction than the first interlayer insulating film 13. As a result, as shown in the figure, an overhang may be formed at a boundary between the first interlayer insulating film 13 and the gate insulating film 12. An overhang meant here is a formation on the first interlayer insulating film 13 protruding beyond the gate insulating film 12 toward the center of the contact hole at the boundary between the first interlayer insulating film 13 and the gate insulating film 12. In this manner, a contact hole penetrating the gate insulating film 12, the first interlayer insulating film 13 and the second interlayer insulating film 14 is formed in a position corresponding to the drain 14 d (or the source 14 s) of the active layer 43.
  • [0061]
    The resist layer 160 is removed, and then, as shown in FIG. 3D, a first protective metal layer 170 made of a refractory metal, a wiring layer 172 made of a low-resistance metal and a second protective metal layer 174 made of a refractory metal are formed in succession all over the contact hole and the second interlayer insulating film 14, using a sputtering technique. At this time, the second protective metal layer 174 is formed thicker than the gate insulating film 12. Then the first protective metal layer 170, the wiring layer 172 and the second protective metal layer 174 are etched to form the drain electrode 53 and the source electrode 54.
  • [0062]
    In this first embodiment, by forming the second protective metal layer 174 thicker than the gate insulating film 12, it is possible that the second protective metal layer 174 is formed without the occurrence of any severance even when the overhang is formed at the boundary between the first interlayer insulating film 13 and the gate insulating film 12. As a result, the occurrence of whiskers at the drain electrode 53 and the source electrode 54 can be suppressed. Hence, as shown in FIG. 2, no short circuit will be caused even when the cathode 67 of the organic EL element 60 is formed all over above the drain electrode 53 and the source electrode 54, thus realizing a stable manufacture of the display apparatus 100 (shown in FIG. 1).
  • [0063]
    Moreover, in the present embodiment, the first protective metal layer 170 is also formed thicker than the gate insulating film 12. This will suppress the occurrence of whiskers on the drain electrode 53 and the source electrode 54. Hence, no short circuit will be caused between the drain electrode 53 and source electrode 54 and the other electrodes, thus realizing a stable manufacture of the display apparatus 100.
  • [0064]
    Furthermore, in the present embodiment, the first interlayer insulating film 13 is formed with a thickness larger than that of the gate insulating film 12. As a result, the time required for etching the first interlayer insulating film 13 from above becomes longer, thereby making it possible to have a moderate taper angle for the first interlayer insulating film 13. Moreover, since the second interlayer insulating film 14 made of a material whose etching rate is higher than that of the first interlayer insulating film 13 when using buffered hydrofluoric acid is formed over the first interlayer insulating film 13, the time required for etching the first interlayer insulating film 13 from above becomes longer, thereby making it possible to have an even more moderate taper angle for the first interlayer insulating film 13.
  • [0065]
    Moreover, the first interlayer insulating film 13 can be formed in such a manner that a radius of the widest part of a contact hole is smaller than a desired value. For example, according to the present embodiment, the radius of the widest part of the contact hole can be formed to be (2+α) μm (where α is the radius of an opening in the resist layer 160, and α is approximately 2 μm according to the present embodiment) or smaller. Referring to FIG. 3C, if the thicknesses of the gate insulating film 12 (SiO2), the first interlayer insulating film 13 (SiN) and the second interlayer insulating film 14 (SiO2) are denoted by d1, d2 and d3, respectively, and the etching rates thereof when using the buffered hydrofluoric acid by r1, r2 and r3, respectively, then the total etching time T will be T=d1/r1+d2/r2+d3/r3.
  • [0066]
    A spread L of the contact hole into the second interlayer insulating film 14 will be L=r3×T. Accordingly, the gate insulating film 12, the first interlayer insulating film 13 and the second interlayer insulating film 14 will be formed into thickness such that L=r3×T≦2 μm (equation 1). In the present embodiment, the gate insulating film 12 and the second interlayer insulating film 14 are both made of SiO2, so it may be possible that r1≈r3. Substituting this into the equation 1 and T=d1/r1+d2/r2+d3/r3, obtained is d2≦(r2/r3) (2−d1−d3). The thickness d2 of the first interlayer insulating film 13 can be determined according to the etching rates r2 and r3 of the first interlayer insulating film 13 and the second interlayer insulating film 14, respectively, when using the buffered hydrofluoric acid and according to the thickness d3 of the second interlayer insulating film 14 and the thickness d1 of the gate insulating film. Normally, the etching rate of an SiO2 film when using the buffered hydrofluoric acid is 3 to 10 times that of an SiN film.
  • [0067]
    In a case where all the above-mentioned conditions are met, a preferable thickness range of the first interlayer insulating film 13 is 100 to 600 nm. A preferable thickness range of the second interlayer insulating film 14 is 100 to 500 nm. A preferable thickness range of the gate oxide film 12 is 20 to 100 nm. A preferable thickness range of the first protective metal layer 170 is 30 to 120 nm, that of the second protective metal layer 174 is 30 to 120 nm and that of the wiring layer 172 is 30 to 700 nm.
  • [0068]
    Second Embodiment
  • [0069]
    [0069]FIG. 4 is a schematic drawing to explain a second embodiment of the present invention.
  • [0070]
    In the first embodiment, a description was given of a case where the second protective metal layer 174 is formed thicker than the gate insulating film 12. In this second embodiment, however, the second protective metal layer 174 is formed so that film thickness d5 of the second protective metal layer 174 is larger than a distance d4 between the tip of the overhang and the gate insulating film 12 therebelow. Thus, the second protective metal layer 174 will be formed without the occurrence of any severance even when an overhang is formed at the boundary between the first interlayer insulating film 13 and the gate insulating film 12. As a result, the occurrence of whiskers sprouting from the drain electrode 53 and the source electrode 54 can be suppressed. Hence, as shown in FIG. 2, no short circuit is caused when the cathode 67 of the organic EL element 60 is formed all over above the drain electrode 53 and the source electrode 54, thus realizing a stable manufacture of the display apparatus 100.
  • [0071]
    Moreover, in this second embodiment, the first protective metal layer 170 is also formed so that film thickness d6 of the first protective metal layer 170 is larger than the distance d4 between the tip of the overhang and the gate insulating film 12 therebelow. Thereby, the similar effect is obtained in which the short circuit between the electrodes can be prevented.
  • [0072]
    In the embodiments described hereinabove, the gate insulating film 12 and the second interlayer insulating film 14 are made of SiO2, but the gate insulating film 12 and the second interlayer insulating film 14 may be made of SiON (silicon oxynitride). The layered structure of wire(s) according to the present invention and the manufacturing method thereof can be used effectively when, in forming a hole through films in the multilayer structure by etching with a predetermined etchant, the etching rate of the material constituting a lower layer in the multilayer structure is larger than that of the material constituting an upper layer thereof.
  • [0073]
    Moreover, in the above embodiments, the first interlayer insulating film 13 is made of SiN, but a layer made of SiN, for example, may be provided as a second gate insulating film over the gate insulating film 12.
  • [0074]
    Although the present invention has been described by way of exemplary embodiments, it should be understood that many changes and substitutions may further be made by those skilled in the art without departing from the scope of the present invention which is defined by the appended claims.

Claims (18)

    What is claimed is:
  1. 1. A layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, wherein the layered structure of wire(s) including:
    a first metal layer which is made of a refractory metal;
    a wiring layer, formed on said first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and
    a second metal layer, formed on said wiring layer, which is made of a refractory metal and is so formed as to be thicker than said first insulating layer.
  2. 2. A layered structure of wire(s) according to claim 1, wherein the contact hole is formed in such a manner that said second insulating layer has a taper slower than that of said first insulating layer.
  3. 3. A layered structure of wire(s) according to claim 1, wherein said second insulating layer is formed such that the thickness of said second insulating layer is greater than or equal to that of said first insulating layer and is less than or equal to approximately 600 nm.
  4. 4. A layered structure of wire(s) according to claim 1, wherein said first metal layer is formed thicker than said first insulating layer.
  5. 5. A layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, wherein the layered structure of wire(s) including:
    a first metal layer which is made of a refractory metal;
    a wiring layer, formed on said first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and
    a second metal layer, formed on said wiring layer, which is made of a refractory metal and is so formed as to be thicker than a distance between an overhang and said first insulating layer therebelow,
    wherein said contact hole is formed by using a predetermined etchant, and in said second insulating film there is formed the overhang which is protruded beyond said first insulating film toward the center of said contact hole.
  6. 6. A layered structure of wire(s) according to claim 5, wherein said contact hole is formed in such a manner that said second insulating layer has a taper slower than that of said first insulating layer.
  7. 7. A layered structure of wire(s) according to claim 5, wherein said second insulating layer is formed such that the thickness of said second insulating layer is greater than or equal to that of said first insulating layer and is less than or equal to approximately 600 nm.
  8. 8. A layered structure of wire(s) according to claim 5, wherein said first metal layer is formed thicker than said first insulating layer.
  9. 9. A layered structure of wire(s) provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, the layered structure of wire(s) including:
    a first metal layer which is made of a refractory metal;
    a wiring layer, formed on said first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and
    a second metal layer, formed on said wiring layer, which is made of a refractory metal and is formed to have thickness such that any severance does not occur due to a level difference caused by different etching rates of said first insulating layer and said second insulating layer when using a predetermined etchant,
    wherein said contact hole is formed by using said predetermined etchant.
  10. 10. A layered structure of wire(s) according to claim 9, wherein said contact hole is formed in such a manner that said second insulating layer has a taper slower than that of said first insulating layer.
  11. 11. A layered structure of wire(s) according to claim 9, wherein said second insulating layer is formed such that the thickness of said second insulating layer is greater than or equal to that of said first insulating layer and is less than or equal to approximately 600 nm.
  12. 12. A layered structure of wire(s) according to claim 9, wherein said first metal layer is formed thicker than said first insulating layer.
  13. 13. A method of manufacturing a layered structure of wire(s), the method comprising:
    forming a contact hole in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, by etching using a predetermined etchant;
    forming a first metal layer which is made of a refractory metal, in the contact hole;
    forming a wiring layer, on said first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and
    forming a second metal layer made of a refractory metal, on said wiring layer, so as to be thicker than said first insulating layer.
  14. 14. A method of manufacturing a layered structure of wire(s) according to claim 13, wherein said forming the contact hole is such that the etching is performed by using an etchant whose etching rate for said first insulating layer is higher than that for the second insulating layer.
  15. 15. A display apparatus, including:
    a layered structure of wire(s); and
    an optical element, formed on said layered structure of wire(s), which has at least an anode, a luminous element layer and a cathode,
    wherein said layered structure of wire(s) is provided in a contact hole formed in an insulating film in which a first insulating layer and a second insulating layer made of different material from each other are stacked in this order, and said contact hole is formed by using a predetermined etchnat, and wherein said layered structure of wire(s) includes:
    a first metal layer which is made of a refractory metal;
    a wiring layer, formed on said first metal layer, which is made of a metal whose resistance is lower than that of the refractory metal; and
    a second metal layer, formed on said wiring layer, which is made of a refractory metal and is formed to have thickness such that any severance does not occur due to a level difference caused by different etching rates of said first insulating layer and said second insulating layer when using a predetermined etchant.
  16. 16. A display apparatus according to claim 15, wherein said contact hole is formed in such a manner that said second insulating layer has a taper slower than that of said first insulating layer.
  17. 17. A display apparatus according to claim 15, wherein said second insulating layer is formed such that the thickness of said second insulating layer is greater than or equal to that of said first insulating layer and is less than or equal to approximately 600 nm.
  18. 18. A display apparatus according to claim 15, wherein said first metal layer is formed thicker than said first insulating layer.
US10796189 2002-03-05 2004-03-10 Layered structure of wire (s) formed in contact hole, a manufacturing method therefor, and a display apparatus having the same Abandoned US20040183427A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JPJP2002-059151 2002-03-05
JP2002059151A JP2003258094A (en) 2002-03-05 2002-03-05 Wiring method, method forming the same, and display device
US10378907 US6717218B2 (en) 2002-03-05 2003-03-05 Wiring structure formed in contact hole, manufacturing method therefor, and a display apparatus having the same
US10796189 US20040183427A1 (en) 2002-03-05 2004-03-10 Layered structure of wire (s) formed in contact hole, a manufacturing method therefor, and a display apparatus having the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10796189 US20040183427A1 (en) 2002-03-05 2004-03-10 Layered structure of wire (s) formed in contact hole, a manufacturing method therefor, and a display apparatus having the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10378907 Division US6717218B2 (en) 2002-03-05 2003-03-05 Wiring structure formed in contact hole, manufacturing method therefor, and a display apparatus having the same

Publications (1)

Publication Number Publication Date
US20040183427A1 true true US20040183427A1 (en) 2004-09-23

Family

ID=27784733

Family Applications (2)

Application Number Title Priority Date Filing Date
US10378907 Active US6717218B2 (en) 2002-03-05 2003-03-05 Wiring structure formed in contact hole, manufacturing method therefor, and a display apparatus having the same
US10796189 Abandoned US20040183427A1 (en) 2002-03-05 2004-03-10 Layered structure of wire (s) formed in contact hole, a manufacturing method therefor, and a display apparatus having the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10378907 Active US6717218B2 (en) 2002-03-05 2003-03-05 Wiring structure formed in contact hole, manufacturing method therefor, and a display apparatus having the same

Country Status (4)

Country Link
US (2) US6717218B2 (en)
JP (1) JP2003258094A (en)
KR (1) KR100504051B1 (en)
CN (1) CN100405610C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060043875A1 (en) * 2004-08-30 2006-03-02 Chun-Gyoo Lee Electron emission device and method of manufacturing the same
US20100289997A1 (en) * 2008-01-21 2010-11-18 Nec Corporation Display device

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7579251B2 (en) * 2003-05-15 2009-08-25 Fujitsu Limited Aerosol deposition process
KR101052960B1 (en) * 2004-04-29 2011-07-29 엘지디스플레이 주식회사 Method of manufacturing a transflective type polysilicon liquid crystal display element
US7129524B2 (en) * 2004-09-23 2006-10-31 Au Optronics Corp. Organic electroluminescent device and method for fabricating the same
KR100700650B1 (en) * 2005-01-05 2007-03-27 삼성에스디아이 주식회사 Organic electroluminescence device and method for fabricating thereof
CN100553010C (en) 2005-07-29 2009-10-21 京瓷株式会社 Organic EL element and manufacturing method
US7935977B2 (en) * 2006-07-25 2011-05-03 Lg Chem, Ltd. Method of manufacturing organic light emitting device and organic light emitting device manufactured by using the method
KR101135540B1 (en) 2009-11-30 2012-04-13 삼성모바일디스플레이주식회사 Organic Light Emitting Display Device
CN104051542B (en) * 2014-06-23 2016-10-05 上海和辉光电有限公司 The organic light emitting display device and a thin film transistor

Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3662210A (en) * 1970-04-28 1972-05-09 Viktor Fedorovich Maximov Electrode for pulse high-power electrovacuum devices
US5517080A (en) * 1992-12-14 1996-05-14 Westinghouse Norden Systems Inc. Sunlight viewable thin film electroluminescent display having a graded layer of light absorbing dark material
US5543745A (en) * 1994-06-03 1996-08-06 Mitsubishi Denki Kabushiki Kaisha Voltage controlled current source and bias generation circuit using such current source
US5780351A (en) * 1993-08-05 1998-07-14 Matsushita Electric Industrial Co., Ltd. Semiconductor device having capacitor and manufacturing method thereof
US5945008A (en) * 1994-09-29 1999-08-31 Sony Corporation Method and apparatus for plasma control
US5962916A (en) * 1997-09-30 1999-10-05 Sanyo Electric Co., Ltd. Thin-film transistor and manufacturing method thereof
US6075319A (en) * 1997-03-06 2000-06-13 E. I. Du Pont De Nemours And Company Plasma display panel device and method of fabricating the same
US6093934A (en) * 1996-01-19 2000-07-25 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor having grain boundaries with segregated oxygen and halogen elements
US6124604A (en) * 1996-12-30 2000-09-26 Semiconductor Energy Laboratory, Inc. Liquid crystal display device provided with auxiliary circuitry for reducing electrical resistance
US6281552B1 (en) * 1999-03-23 2001-08-28 Semiconductor Energy Laboratory Co., Ltd. Thin film transistors having ldd regions
US20010055830A1 (en) * 2000-06-19 2001-12-27 Satoshi Yoshimoto Semiconductor device and method of manufacturing the same
US20020009818A1 (en) * 2000-06-02 2002-01-24 Satoshi Yoshimoto Method of manufacturing a semiconductor device
US6356029B1 (en) * 1999-10-02 2002-03-12 U.S. Philips Corporation Active matrix electroluminescent display device
US6407534B1 (en) * 2001-02-06 2002-06-18 Quallion Llc Detecting a microcurrent and a microcurrent detecting circuit
US20020084840A1 (en) * 2000-12-28 2002-07-04 Nec Corporation Feedback-type amplifier circuit and driver circuit
US20020093472A1 (en) * 2001-01-18 2002-07-18 Takaji Numao Display, portable device, and substrate
US20020126073A1 (en) * 1998-06-12 2002-09-12 Philips Corporation Active matrix electroluminescent display devices
US6489046B1 (en) * 1999-09-30 2002-12-03 Idemitsu Kosan Co., Ltd. Organic electroluminescence device
US20020190256A1 (en) * 2001-05-22 2002-12-19 Satoshi Murakami Luminescent device and process of manufacturing the same
US6498517B2 (en) * 2000-12-06 2002-12-24 Canon Kabushiki Kaisha Peak hold circuit
US6501466B1 (en) * 1999-11-18 2002-12-31 Sony Corporation Active matrix type display apparatus and drive circuit thereof
US6525704B1 (en) * 1999-06-09 2003-02-25 Nec Corporation Image display device to control conduction to extend the life of organic EL elements
US6528824B2 (en) * 2000-06-29 2003-03-04 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US6579787B2 (en) * 2000-08-09 2003-06-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with a fluorinated silicate glass film as an interlayer metal dielectric film, and manufacturing method thereof
US6583581B2 (en) * 2001-01-09 2003-06-24 Hitachi, Ltd. Organic light emitting diode display and operating method of driving the same
US20030124042A1 (en) * 2001-12-28 2003-07-03 Canon Kabushiki Kaisha Method for separating each substance from mixed gas containing plural substances and apparatus thereof
US20030129321A1 (en) * 2001-12-12 2003-07-10 Daigo Aoki Process for manufacturing pattern forming body
US6686693B1 (en) * 1999-09-06 2004-02-03 Futaba Denshi Kogyo Kabushiki Kaisha Organic electroluminescent device with disjointed electrodes arranged in groups
US6747290B2 (en) * 2000-12-12 2004-06-08 Semiconductor Energy Laboratory Co., Ltd. Information device
US6770518B2 (en) * 2001-01-29 2004-08-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US6781746B2 (en) * 2000-03-27 2004-08-24 Semiconductor Energy Laboratory Co., Ltd. Self-light emitting device and method of manufacturing the same
US6794675B1 (en) * 1999-03-23 2004-09-21 Sanyo Electric Co., Ltd. Organic electroluminescence display with improved contact characteristics

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0673023B2 (en) 1984-12-10 1994-09-14 三井石油化学工業株式会社 Heat-fixing type electrophotographic developer material
JPH084153B2 (en) 1987-04-08 1996-01-17 沖電気工業株式会社 Emitting diode - de drive circuit
JP2946921B2 (en) 1992-03-10 1999-09-13 日本電気株式会社 Low power driving circuit
JP2689917B2 (en) 1994-08-10 1997-12-10 日本電気株式会社 Driving circuit of an active matrix type current-controlled light-emitting element
JPH08129358A (en) 1994-10-31 1996-05-21 Semiconductor Energy Lab Co Ltd Electroluminescence display device
KR100255516B1 (en) 1996-11-28 2000-05-01 김영환 A metal wire of semiconductor device and forming method thereof
JPH10319872A (en) 1997-01-17 1998-12-04 Xerox Corp Active matrix organic light emitting diode display device
KR100541253B1 (en) 1997-02-17 2006-07-10 세이코 엡슨 가부시키가이샤 Display
US6229508B1 (en) 1997-09-29 2001-05-08 Sarnoff Corporation Active matrix light emitting diode pixel structure and concomitant method
JPH11260562A (en) 1998-03-09 1999-09-24 Tdk Corp Organic el color display
JP2000221903A (en) 1999-01-29 2000-08-11 Sanyo Electric Co Ltd Electro-luminescence display device
JP4092857B2 (en) 1999-06-17 2008-05-28 ソニー株式会社 Image display device
JP2001282136A (en) 2000-03-30 2001-10-12 Sanyo Electric Co Ltd Electroluminescent display device

Patent Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3662210A (en) * 1970-04-28 1972-05-09 Viktor Fedorovich Maximov Electrode for pulse high-power electrovacuum devices
US5517080A (en) * 1992-12-14 1996-05-14 Westinghouse Norden Systems Inc. Sunlight viewable thin film electroluminescent display having a graded layer of light absorbing dark material
US6333528B1 (en) * 1993-08-05 2001-12-25 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a capacitor exhibiting improved moisture resistance
US5780351A (en) * 1993-08-05 1998-07-14 Matsushita Electric Industrial Co., Ltd. Semiconductor device having capacitor and manufacturing method thereof
US5543745A (en) * 1994-06-03 1996-08-06 Mitsubishi Denki Kabushiki Kaisha Voltage controlled current source and bias generation circuit using such current source
US5945008A (en) * 1994-09-29 1999-08-31 Sony Corporation Method and apparatus for plasma control
US6093934A (en) * 1996-01-19 2000-07-25 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor having grain boundaries with segregated oxygen and halogen elements
US6124604A (en) * 1996-12-30 2000-09-26 Semiconductor Energy Laboratory, Inc. Liquid crystal display device provided with auxiliary circuitry for reducing electrical resistance
US6075319A (en) * 1997-03-06 2000-06-13 E. I. Du Pont De Nemours And Company Plasma display panel device and method of fabricating the same
US5962916A (en) * 1997-09-30 1999-10-05 Sanyo Electric Co., Ltd. Thin-film transistor and manufacturing method thereof
US20020126073A1 (en) * 1998-06-12 2002-09-12 Philips Corporation Active matrix electroluminescent display devices
US6281552B1 (en) * 1999-03-23 2001-08-28 Semiconductor Energy Laboratory Co., Ltd. Thin film transistors having ldd regions
US6794675B1 (en) * 1999-03-23 2004-09-21 Sanyo Electric Co., Ltd. Organic electroluminescence display with improved contact characteristics
US6525704B1 (en) * 1999-06-09 2003-02-25 Nec Corporation Image display device to control conduction to extend the life of organic EL elements
US6686693B1 (en) * 1999-09-06 2004-02-03 Futaba Denshi Kogyo Kabushiki Kaisha Organic electroluminescent device with disjointed electrodes arranged in groups
US6489046B1 (en) * 1999-09-30 2002-12-03 Idemitsu Kosan Co., Ltd. Organic electroluminescence device
US6356029B1 (en) * 1999-10-02 2002-03-12 U.S. Philips Corporation Active matrix electroluminescent display device
US6501466B1 (en) * 1999-11-18 2002-12-31 Sony Corporation Active matrix type display apparatus and drive circuit thereof
US6781746B2 (en) * 2000-03-27 2004-08-24 Semiconductor Energy Laboratory Co., Ltd. Self-light emitting device and method of manufacturing the same
US20020009818A1 (en) * 2000-06-02 2002-01-24 Satoshi Yoshimoto Method of manufacturing a semiconductor device
US20010055830A1 (en) * 2000-06-19 2001-12-27 Satoshi Yoshimoto Semiconductor device and method of manufacturing the same
US20050116229A1 (en) * 2000-06-19 2005-06-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US6528824B2 (en) * 2000-06-29 2003-03-04 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US6579787B2 (en) * 2000-08-09 2003-06-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with a fluorinated silicate glass film as an interlayer metal dielectric film, and manufacturing method thereof
US6498517B2 (en) * 2000-12-06 2002-12-24 Canon Kabushiki Kaisha Peak hold circuit
US6747290B2 (en) * 2000-12-12 2004-06-08 Semiconductor Energy Laboratory Co., Ltd. Information device
US20020084840A1 (en) * 2000-12-28 2002-07-04 Nec Corporation Feedback-type amplifier circuit and driver circuit
US6583581B2 (en) * 2001-01-09 2003-06-24 Hitachi, Ltd. Organic light emitting diode display and operating method of driving the same
US20020093472A1 (en) * 2001-01-18 2002-07-18 Takaji Numao Display, portable device, and substrate
US6770518B2 (en) * 2001-01-29 2004-08-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US6407534B1 (en) * 2001-02-06 2002-06-18 Quallion Llc Detecting a microcurrent and a microcurrent detecting circuit
US6717181B2 (en) * 2001-02-22 2004-04-06 Semiconductor Energy Laboratory Co., Ltd. Luminescent device having thin film transistor
US20020190256A1 (en) * 2001-05-22 2002-12-19 Satoshi Murakami Luminescent device and process of manufacturing the same
US20030129321A1 (en) * 2001-12-12 2003-07-10 Daigo Aoki Process for manufacturing pattern forming body
US20030124042A1 (en) * 2001-12-28 2003-07-03 Canon Kabushiki Kaisha Method for separating each substance from mixed gas containing plural substances and apparatus thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060043875A1 (en) * 2004-08-30 2006-03-02 Chun-Gyoo Lee Electron emission device and method of manufacturing the same
US20100289997A1 (en) * 2008-01-21 2010-11-18 Nec Corporation Display device

Also Published As

Publication number Publication date Type
JP2003258094A (en) 2003-09-12 application
CN1442838A (en) 2003-09-17 application
US6717218B2 (en) 2004-04-06 grant
KR100504051B1 (en) 2005-07-27 grant
US20030170433A1 (en) 2003-09-11 application
CN100405610C (en) 2008-07-23 grant
KR20030074190A (en) 2003-09-19 application

Similar Documents

Publication Publication Date Title
US6501448B1 (en) Electroluminescence display device with improved driving transistor structure
US7265391B2 (en) Light emitting device and method of manufacturing the same
US20020013022A1 (en) Method of manufacturing a semiconductor device
US20030127651A1 (en) Light emitting device and method of manufacturing the same
US20030076046A1 (en) Emissive display device and electroluminescence display device with uniform luminance
US7683535B2 (en) Light-emitting device and method of manufacturing the same
US20060113900A1 (en) Organic electroluminescence display device having auxiliary electrode line and method of manufacturing the same
US6815723B2 (en) Light emitting device, method of manufacturing the same, and manufacturing apparatus therefor
US20060097628A1 (en) Flat panel display
US20060125390A1 (en) Organic light emitting display with auxiliary electrode line and method of fabricating the same
US6522079B1 (en) Electroluminescence display device
US7737626B2 (en) Light emitting element
US20060125381A1 (en) Organic light emitting display device and method of fabricating the same
US20060147650A1 (en) Liquid crystal display device and fabricating method thereof
US6882105B2 (en) Organic light-emitting display device
US6794675B1 (en) Organic electroluminescence display with improved contact characteristics
US20080284323A1 (en) Organic electroluminescence display device
JP2002359246A (en) Wiring and manufacturing method therefor, and circuit board and manufacturing method therefor
US20050236629A1 (en) Top emission organic light emitting diode display using auxiliary electrode to prevent voltage drop of upper electrode and method of fabricating the same
US6762564B2 (en) Display apparatus
US20050263757A1 (en) Organic light emitting display device and method of fabricating the same
US20110114960A1 (en) Organic light emitting diode display and method for manufacturing the same
US20040017149A1 (en) Display device
US20040183083A1 (en) Flat panel display with anode electrode layer as power supply layer and fabrication method thereof
JP2003084683A (en) Light emitting apparatus and its manufacturing method