US20040168316A1 - Low profile multi-IC chip package connector - Google Patents

Low profile multi-IC chip package connector Download PDF

Info

Publication number
US20040168316A1
US20040168316A1 US10792222 US79222204A US2004168316A1 US 20040168316 A1 US20040168316 A1 US 20040168316A1 US 10792222 US10792222 US 10792222 US 79222204 A US79222204 A US 79222204A US 2004168316 A1 US2004168316 A1 US 2004168316A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
package
primary
packages
chip
leads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10792222
Inventor
Walter Moden
Jerrold King
Jerry Brooks
Original Assignee
Moden Walter L.
King Jerrold L.
Brooks Jerry M.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1029All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1064Electrical connections provided on a side surface of one or more of the containers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/107Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1094Thermal management, e.g. cooling
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/145Arrangements wherein electric components are disposed between and simultaneously connected to two planar printed circuit boards, e.g. Cordwood modules
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/147Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04Assemblies of printed circuits
    • H05K2201/049PCB for one component, e.g. for mounting onto mother PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10507Involving several components
    • H05K2201/10515Stacked components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10689Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • Y02P70/60Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control
    • Y02P70/611Greenhouse gas [GHG] capture, heat recovery or other energy efficient measures relating to production or assembly of electric or electronic components or products, e.g. motor control the product being a printed circuit board [PCB]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126Assembling bases
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49169Assembling electrical component directly to terminal or elongated conductor

Abstract

A low profile multi-IC chip package for high-speed applications comprises a connector for electrically connecting the equivalent outer leads of a set of stacked primary semiconductor packages. In one embodiment, the connector comprises a two-part sheet of flexible insulative polymer with buses formed on one side. In another embodiment, the connector comprises multiple buses formed from conductive polymer. In further embodiments, the primary packages are stacked within a cage and have their outer leads in unattached contact with buses within the cage or, alternatively, are directly fixed to leads or pads on the host circuit board.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application is a continuation of application Ser. No. 10/200,792, filed Jul. 22, 2002, pending, which is a continuation of application Ser. No. 09/792,771, filed Feb. 23, 2001, now U.S. Pat. No. 6,475,831 B2, issued Nov. 5, 2002, which is a continuation of application Ser. No. 09/349,522, filed Jul. 8, 1999, now U.S. Pat. No. 6,258,623 B1, issued Jul. 10, 2001, which is a continuation of application Ser. No. 09/138,372, filed Aug. 21, 1998, now U.S. Pat. No. 6,153,929, issued Nov. 28, 2000.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    This invention relates generally to semiconductor device assemblies having molded housings. More particularly, the invention relates to connectors for joining a stack of packaged devices into a small multi-IC chip assembly package operable at high speeds.
  • [0004]
    2. State of the Art
  • [0005]
    The evolution of the computer has resulted in a requirement for greatly increased memory capacity in much smaller packages. Another requirement is the capability for reliable operation at much higher clock speeds, e.g., up to 800 MHZ or more. In addition, the memory device(s) must be readily produced in high quantity and at low cost with reduced rates of failure or rejection. One way to provide a greater memory storage capacity in a smaller space is by stacking a plurality of memory chips and interconnecting them to produce a limited number of connections to, e.g., a circuit board. In so doing, a number of factors must be addressed, including heat dissipation, ease of interconnection, impedance effects, etc.
  • [0006]
    Combining two or more semiconductor dice or chips in a single semiconductor device assembly has been used to reduce the space required for integrated circuits. Such devices are generally known as multi-chip modules (MCM). In one form, dice are stacked vertically on opposite sides of a substrate, for example, or atop each other with intervening insulative layers, prior to encapsulation. Examples of such devices are shown in U.S. Pat. No. 5,239,198 to Lin et al., U.S. Pat. No. 5,323,060 to Fogal et al. and U.S. Pat. No. 5,495,398 to Takiar et al.
  • [0007]
    U.S. Pat. No. 5,604,377 discloses a rack with multiple shelves for holding unpackaged chips. The chips are electrically connected by lead frames to a wiring interface on a vertical circuit board which can be connected to a PCB. The entire assembly is contained in a sealed enclosure.
  • [0008]
    In U.S. Pat. No. 5,602,420 to Ogata et al., multiple unpackaged dice having peripheral bond pads are spacedly stacked, and corresponding bond pads are soldered with meltable balls to one of a plurality of metal leads perpendicular to the dice. The active surfaces of the dice may be coated with an insulative layer after lead bonding, and/or the entire multi-die device may be encapsulated.
  • [0009]
    U.S. Pat. No. 5,637,912 discloses a multi-chip module in which chips are stacked in a vertical arrangement, and a metallization pattern is deposited on a surface formed by the chip edges.
  • [0010]
    MCM devices are also made which combine a number of dice side-by-side on a substrate. The conventional single in-line multi-chip module (SIMM) and dual in-line multi-chip modules (DIMM) are common examples of this MCM configuration. Other examples are shown in U.S. Pat. No. 5,137,836 to Lam, U.S. Pat. Nos. 4,992,849 and 4,992,850 to Corbett et al., U.S. Pat. No. 5,255,156 to Chang, U.S. Pat. Nos. 5,239,747 and 5,461,544 to Ewers, U.S. Pat. No. 5,465,470 to Vongfuangfoo et al., and U.S. Pat. No. 5,480,840 to Barnes et al.
  • [0011]
    U.S. Pat. No. 5,592,019 to Ueda et al. shows multiple single-chip packages connected on end to a substrate by their leads.
  • [0012]
    The y-axis stacking of multiple packaged devices has been used in an effort toward miniaturization. In U.S. Pat. No. 5,155,067, a multi-chip package is shown wherein packaged devices are stacked in a housing and sealed with a covering lid. The outer leads of the devices are connected by, e.g., solder to conductive pads on the housing, and the pads are attached to, e.g., DIP style leads for attachment to a circuit board.
  • [0013]
    A stackable carrier for chips is shown in U.S. Pat. No. 4,996,587 to Hinrichsmeyer et al. A single chip or die is adhesively positioned in an underside recess in the carrier and conductive wires from the die are passed through a hole and bonded to conductors formed on the upper surface of the carrier. S-shaped connector clips are soldered to each of the I/O leads on opposed edges of the carrier and to the clips of other carriers stacked with it to form a multi-chip package (MCM).
  • [0014]
    In U.S. Pat. No. 5,514,907 to Moshayedi, a multi-chip memory module has a plurality of stacked IC devices between opposing “side boards,” the latter comprising circuit boards with a pattern of interconnected vias into which the pins of the devices are soldered. The pins of the lowermost device are also soldered to the substrate, such as a main circuit board, and comprise the interconnection between the module and the circuit board.
  • [0015]
    U.S. Pat. No. 5,420,751 to Burns discloses a stacked IC package which has vertical metal rails which pass through a cap above the packaged devices. Each rail is soldered to corresponding outer leads of the primary packages and has a lower end connectable to a PCB. The primary devices are adhesively joined to prevent movement of the devices in the stack package. Manufacture of the rails is a complex process, and the manipulation of a large number of parts to form the multi-IC chip package may be counterproductive.
  • [0016]
    In a later issued patent to Burns, U.S. Pat. No. 5,484,959, a stack package for thin small outline package (TSOP) devices is shown with vertical metal rails for each set of corresponding outer leads of the TSOP devices. A secondary “lead frame” for each TSOP package has secondary leads which are soldered to the pins of the TSOP package and to the metal rails. Each secondary lead is particularly formed with a “flex offset” to provide a stress relief connection with the rail.
  • [0017]
    As disclosed, the Burns apparatus requires a second lead frame for each packaged primary device. Furthermore, additional steps are required to form the stress relief offset. Furthermore, maintaining the rails in parallel non-contact alignment during and following soldering appears to be a major problem. A large number of soldering steps is required to join the large number of parts.
  • [0018]
    The aforementioned prior art patents disclose multi-chip apparatuses which are deficient in one or more of the following (or other) aspects:
  • [0019]
    a. The multi-chip module is complex to make, using a large number of parts which must be formed, aligned and individually secured in the device.
  • [0020]
    b. The y-dimension (perpendicular to the host PCB) of the multi-chip module is relatively great, and may be excessive for the particular end use.
  • [0021]
    c. Removal and replacement of a flawed primary device in the module is extremely difficult and may exceed the value of the module.
  • [0022]
    d. The inability to pre-test each primary device prior to incorporation into the multi-chip module results in an increased failure rate in the final multi-chip device.
  • [0023]
    e. The leads and connections result in excessive impedance effects at high clock speeds, i.e., greater than about 400 MHZ, and particularly at speeds now anticipated, i.e., about 800 MHZ and higher.
  • [0024]
    Among the many considerations in constructing semiconductor devices is thermal expansion. With multi-chip devices in particular, elasticity is required in the electrical connections to accommodate thermal expansion, as well as dimensional variation in the primary devices.
  • [0025]
    U.S. Pat. No. 5,600,183 to Gates, Jr. discloses a conductive adhesive comprising a mixture of, e.g., silver powder in an epoxy material.
  • [0026]
    U.S. Pat. No. 5,468,655 to Greer discloses a temporary electrical connection comprising a metal paste applied to contact pads, then heated to partially melt the metal. A solder bump may then be placed in contact with the metal paste and heated to join the bump thereto.
  • BRIEF SUMMARY OF THE INVENTION
  • [0027]
    The present invention comprises a stack package connector by which a stack of primary packaged semiconductor devices is joined to provide a secondary package which is joinable to a printed circuit board or other host apparatus. In the invention, equivalent outer leads of the primary packages are joined by flexible conductive buses having low impedance and induction effects. One end of each bus is directly connectable to contact pads or other contact means of a host printed circuit board (PCB) or other electronic apparatus.
  • [0028]
    In one aspect of the present invention, a plurality of encapsulated integrated circuit packages is adhesively joined to provide a stack to provide one or more planes in which corresponding outer leads are positioned in vertical alignment. The outer leads of each IC package are cut close to the package bodies. Conductive buses are formed to join corresponding outer leads of the packages and terminate in bus ends joinable to, e.g., a PCB (printed circuit board).
  • [0029]
    In one form of conductive bus, an elongate Y-axis conductor tape is formed of a non-conducting material having parallel linear conductive elements, i.e., buses, formed to span the tape. On one side of the tape, the conductor ends are configured to enable ready connection to bus lines of a circuit board. The width of the tape may be varied to accommodate different numbers of stacked packages of differing thicknesses in the stack package. The buses of the tape are joined to the exposed outer leads of the primary packaged devices, typically in a single step utilizing pressure, conductive adhesive and/or other method. The polymer portion of the tape between the buses may further have an adhesive surface for adhesion to the stacked devices.
  • [0030]
    In another form of conductive bus, the stack is placed on a circuit board with conductive pads and a thin stream of conductive adhesive material such as a metal containing epoxy is applied to corresponding outer leads and a conductive pad to form a conductive bus.
  • [0031]
    In another aspect of the invention, a hollow cage is formed for containing the stacked packaged devices. In one embodiment of the invention, a pattern of bus traces is formed on a “flex PCB” and attached to one inner wall of the cage. Each bus trace terminates in a tab or lead end which is attachable to a host circuit board. The outer leads of packages stacked in the cage are bent to provide a degree of flexibility, and the flex PCB may be attached to the cage wall with an elastomeric adhesive to provide additional resiliency for accommodating variations in package dimensions. The packages are stacked in the cage with friction fit, i.e., without being adhesively joined to each other and having the outer leads simply contacting the bus traces without being joined to them by solder or other joining means. Thus, the primary packaged devices may be individually removed and replaced without desoldering or other disjoining step.
  • [0032]
    In a further embodiment of the present invention, the cage is formed such that the primary packages have their major planar surfaces aligned at right angles to the surface of the host PCB. The single plane of outer leads is placed against and joined to conductive pads on the surface of the host PCB. Thus, each outer lead may be joined to a conductive pad. In an alternate version, the PCB is formed with a series of elongate conductive pads. The equivalent outer leads of all primary packages may be joined as a set to a single elongate pad of the PCB.
  • [0033]
    In this description, the terms “chip” and “die” are used interchangeably. In addition, the term “primary packaged device” refers to an encapsulated package containing one or more dice, each typically connected to a conductive lead frame having outer leads or pins. Such packaged devices are typically identified as small outline J-lead (SOJ), thin small outline packages (TSOP), plastic leaded chip carrier (PLCC), single in-line plastic (SIP), dual in-line plastic (DIP), and other descriptive names. The term “secondary packaged device” refers to a device formed by combining a plurality of primary packaged devices in a single module and interconnecting the primary devices to provide a single set of electrodes connectable to a circuit board or other host electrical apparatus.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • [0034]
    The invention is illustrated in the following figures, wherein the elements are not necessarily shown to scale and certain features may be exaggerated in dimension:
  • [0035]
    [0035]FIG. 1 is a perspective view of a low profile multi-IC chip package incorporating a package connector of the invention;
  • [0036]
    [0036]FIG. 2 is a cross-sectional view of a package connector for a low profile multi-IC chip package of the invention, as taken along line 2-2 of FIG. 8;
  • [0037]
    [0037]FIG. 3 is a cross-sectional view of another embodiment of a package connector for a low profile multi-IC chip package of the invention, as taken along line 2-2 of FIG. 8;
  • [0038]
    [0038]FIG. 4 is a cross-sectional view of a further embodiment of a package connector for a low profile multi-IC chip package of the invention, as taken along line 2-2 of FIG. 8;
  • [0039]
    [0039]FIG. 5 is a cross-sectional view of an additional embodiment of a package connector for a low profile multi-IC chip package of the invention, as taken along line 2-2 of FIG. 8;
  • [0040]
    [0040]FIG. 6 is a cross-sectional view of another embodiment of a package connector for a low profile multi-IC chip package of the invention, as taken along line 2-2 of FIG. 8;
  • [0041]
    [0041]FIG. 7 is a side view of a Y-axis conductive tape of a package connector of the invention;
  • [0042]
    [0042]FIG. 8 is a top view of a Y-axis conductive tape of a package connector of the invention;
  • [0043]
    [0043]FIG. 9 is a perspective view of another embodiment of a low profile multi-IC chip package incorporating a package connector of the invention;
  • [0044]
    [0044]FIG. 10 is a partial end view of a low profile multi-IC chip package illustrating the formation of an electrical bus of a connector thereof;
  • [0045]
    [0045]FIG. 11 is a plan view of a further embodiment of a low profile multi-IC chip package incorporating a package connector of the invention;
  • [0046]
    [0046]FIG. 12 is a cross-sectional side view of an embodiment of a low profile multi-IC chip package incorporating a package connector of the invention, as taken along line 11-11 of FIG. 1; and
  • [0047]
    [0047]FIG. 13 is a cross-sectional side view of another embodiment of a low profile multi-IC chip package incorporating a package connector of the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0048]
    An improved low profile, high-speed multi-IC chip connector and resulting stack package for memory chips is provided by the present invention. Different embodiments of the connector are illustrated in the drawing figures. The connector is joined to a stack of encapsulated semiconductor devices, each of which comprises a primary package containing one or more electrically connected dice. Preferably, each package has been burned-in and tested prior to joining to the connector as part of a stack. The stack package typically comprises at least two primary packages, although the number of packages is more normally about 4 to 8, or more. Any number of primary packages may be incorporated in a secondary package, limited only by such considerations as space requirements, the effect of bus length upon impedance, and the like. Additionally, the secondary package is suitable for use of primary packages having clock speeds of at least 400 MHZ, 800 MHZ, or greater.
  • [0049]
    The various embodiments of the invention are particularly applicable to high-speed memory packages such as are required to achieve processing speeds of 800 MHZ or higher.
  • [0050]
    The speed capability of prior art memory chips has lagged the capability of RAM (random access memory) chips, and has been a significant limiting factor in the production of high-speed computers and the like for operation at clock speeds of 600 MHZ and higher. This invention may be particularly applied to the advancement of memory chips, replacing current SIMM and DIMM module designs which are inadequate.
  • [0051]
    Turning now to drawing FIG. 1, one embodiment of a multi-chip package 10 of the invention is illustrated. The multi-chip package 10 is shown with a stack 12 of four primary semiconductor packaged devices 14, also simply called “primary packages” herein, such as are well known in the art. Each primary package 14 contains at least one semiconductor die having interconnections such as by a lead frame to a plurality of outer leads 16. The semiconductor die and lead frame are not visible in the drawing figures, being within the protective layer of, e.g., insulative polymer on the exterior of each primary package 14. Each primary package 14 is shown with major upper and lower surfaces 18 and 20 which are connected by ends 22, 24 and lateral edges 26 and 28. Truncated outer leads 16 are shown extending outwardly from each of lateral edges 26 and 28, respectively. The primary packages 14 are joined to each other and to a host circuit board 30 by nonconductive adhesive material 32, which may be a tape such as Kapton polyimide, or a flowable adhesive cement. Circuit board 30 is shown with electrically conductive pads 34 for connection to the multi-chip package 10.
  • [0052]
    The primary packages 14 are electrically joined by a flexible connector 36, details of which are shown in drawing FIGS. 1-8.
  • [0053]
    The connector 36 comprises a layer 38 of insulative polymeric material such as Kapton polyimide. On one side 42 of the polymeric layer 38 is superposed a series of parallel conductive buses 40. The buses 40 are spaced on the polymeric layer 38 to match the spacing of the outer leads 16. The buses 40 may be metal wire of varied cross-sectional shapes and adhesively joined to the polymeric layer 38.
  • [0054]
    Shown in drawing FIGS. 2-6 are five exemplary configurations of bus 40 which may be used in the connector 36. Other shapes may also be used. The bus may be a simple round wire 40A attached with adhesive 44 to side 42 of the polymeric layer 38, as shown in FIG. 2. The pitch 48 of the wires 40A is controlled to equal the spacing or pitch of the outer leads 16. Side 54 of the polymeric layer 38 is the external surface of the connector 36.
  • [0055]
    In drawing FIG. 3, a semi-round wire 40B is depicted, and drawing FIG. 4 shows a flat wire 40C attached with adhesive 44. As depicted in drawing FIG. 5, a flat wire 40D with side grooves 46 for enhancing the attachment forces of the wire to the polymeric layer 38 with adhesive 44 is shown.
  • [0056]
    Where the polymeric layer 38 is a thermoplastic, the bus 40 may be attached to the polymeric layer 38 by heating the wire and pressing it into the polymeric layer. As shown in drawing FIG. 6, the wire 40E may have a shape which includes a lock 50 which is embedded in the polymeric layer 38 for firmly attaching the bus to the polymeric layer. The wire 40E may be heated by passing an electric current through the wire.
  • [0057]
    As depicted in drawing FIG. 1, the flexibility of the connector 36 permits conformation to the rows of outer leads 16 and the lateral edges 26, 28 of the primary packages 14. The bending of the connector 36 is exaggerated in FIG. 1 for better comprehension. Use of the connector 36 of drawing FIG. 1 permits formation of a four-package multi-chip package device 10 having an overall height 64 (FIG. 12) of about 6 mm or less.
  • [0058]
    The polymeric layer 38 of the connector 36 may have a typical thickness 52 (FIG. 2) of about one (1) to about five (5) mils, and is preferably formed of polyimide, although other suitable polymers may be used. The buses 40 have cross-sectional dimensions such that the impedance and inductance are sufficiently low to enable high quality operation at the specified clock speed and power rating. For example, in a multi-chip device of four primary memory packages, a suitable round aluminum wire 40A provides acceptable conductance and impedance.
  • [0059]
    In a preferred embodiment, the outer leads 16 of the primary packages 14, as well as the buses 40, have a uniform pitch, i.e., spacing.
  • [0060]
    As shown in drawing FIG. 1, the buses 40 of connector 36 are attached to the outer leads 16 of the primary packages 14 such that the equivalent outer leads of the packages are attached to the same bus. Each bus 40 has one end 56 which is attachable to a conductive pad 34 of the host circuit board 30. The bus-to-lead and bus-to-pad connections may be made with heat, e.g., a low temperature solder, by pressure, or with application of a conductive adhesive, or by any suitable well known connection methods in the art.
  • [0061]
    As depicted in drawing FIGS. 7 and 8, the connector 36 may be formed as a semicontinuous tape 58 with transverse buses 40 attached to the polymeric layer 38, e.g., Kapton™ polyimide. The tape 58 may be pre-manufactured to provide the desired bus configurations, pitch 48 and tape widths 60 applicable to a manufacturer's product line. The tape 58 is cut to fit each multi-IC chip package. As shown, the tape may be placed on a spool 62 for easy dispensing and use. Alternately, a flex-circuit having transverse buses 40 secured to an etched polymeric layer 38 exposing the buses 40 may be used.
  • [0062]
    In another embodiment of the invention shown in drawing FIG. 9, a multi-IC chip package 10 is shown with a stack 12 of primary packages 14 as previously described. The outer leads 16 of the primary packages 14 are truncated to extend only a short distance outward from the packages. The connector 36 comprises a series of buses 40 formed of a flowable conductive material which sets to a hard but flexible conductor capable of high conductance, low impedance performance. The conductive material of the buses 40 may be a polymer, e.g., epoxy, containing small particles of conductive metal, i.e., silver, gold or aluminum. Alternatively, the bus material may be a polymer having sufficient conductance and low impedance for high-speed operation. Examples of conductive polymers include doped polyacetylene, polypyrrole, polythiophene and polyaniline. The dopant is selected to provide the desired electrical properties and may be, for example, iodine. The material may be selected to set upon a change in temperature or by radiation, for example. If necessary, chemical agents for retarding or enhancing the setting speed may be included in the polymer formulation.
  • [0063]
    As shown in drawing FIG. 10, each bus 40 is formed by passing conductive polymer 66 with a controlled setting rate in a minute stream 68 from an outlet 74 of a polymer extruder 70. The extruder is moved up and/or down in a vertical direction 72 and in a horizontal direction 76 to join the equivalent outer leads 16 of the primary packages 14 with the conductive pads 34 of the host circuit board 30. The bus 40 is built up to the desired cross-section for optimal device performance. A plurality, or even all of the buses 40, may be formed simultaneously using a polymer extruder 70 with multiple outlets 74.
  • [0064]
    In the embodiments of drawing FIGS. 1-10, the multi-IC chip package is adaptable to stacks 12 of primary packages 14 having outer leads 16 on one, two, three or four sides. The stack 12 may comprise two or more primary packages 14, but typically will comprise about four packages, each with outer leads 16 on one or two sides.
  • [0065]
    Another embodiment of the invention is depicted in FIGS. 11 and 12. The multi-IC chip package 80 has a stack connector 82, illustrated as comprising a cage 84, for holding by friction an exemplary stack 86 of eight primary packages 14. The cage 84 is shown to contact a portion or portions of lateral edge 26 of each primary package 14, and closely approach or contact the package ends 22, 24. The cage 84 partially encloses the primary packages 14 to retain them as a stack. The cage 84 may be formed of a thin metal sheet, a strong polymeric material, ceramic, or the like. The cage 84 is most easily formed from a metal sheet, extruded metal, extruded plastic, molded plastic, thermoplastic, etc., typically of five (5) to one hundred (100) mils thickness 100, which is cut and bent at 90 degrees at each of the four corners 102, 104, 106, and 108, forming the five panels 110, 112, 114, 116 and 118. A gap 120 between coplanar panels 116 and 118 permits easy removal of primary packages 14 from the cage 84. Particularly when formed of metal, the high heat conductivity of the cage 84 results in enhanced heat dissipation from the multi-IC chip package or module 80 during use. The cage 84 also acts as a heat sink to minimize temperature variations of the primary packages 14.
  • [0066]
    On one interior wall 88, herein called the “active wall” of the cage 84, a thin “flex PCB” 92 is attached by a layer 94 of elastomeric adhesive. The thickness 96 of the elastomeric adhesive layer 94 is controlled to provide a desired degree of flexibility. Buses 90 are formed on the flex PCB 92 with a pitch 48 matching the pitch 49 of the outer leads 16, and are positioned to contact the sets of corresponding outer leads 16 of the primary packages 14 when they are inserted into the cage 84. The buses 90 may be metal strips attached to the flex PCB 92 by adhesive, not shown, or may be formed by metallization and lithographic bus separation, for example. If desired, the outer leads 16 of the primary packages 14 may be soldered to the buses 90 or connected to the buses 90 using suitable conductive material.
  • [0067]
    The lower end 124 of each of the buses 90 is shown as comprising a horizontal portion insulated from the cage 84 by non-conductive elastomeric adhesive layer 94. The lower end 124 may be attached to a conductive pad or lead 34 of the host circuit board 30 by methods well-known in the art, e.g., by surface mounting with solder, bonding with conductive adhesive, and the like.
  • [0068]
    The thin flex PCB 92 and elastomeric adhesive layer 94 provide resilience by which variations in dimensions of the primary packages 14 and their buses 90 are accommodated. Typically, the thickness 98 of the flex PCB 92 is about one (1) to five (5) mils, and the thickness 96 of the adhesive layer is about three (3) to eight (8) mils, but thicknesses lesser or greater than these values may be used.
  • [0069]
    As shown, the outer leads 16 of the primary packages 14 are bent to flex with compressive forces imposed by the cage 84, flex PCB 92 and elastomeric adhesive layer 94. Thus, the electrical connections are maintained by compression and friction. The primary packages 14 may be easily inserted and extracted merely by pulling them from the cage 84. Desoldering or other steps of heating, cutting, etc. are not required to remove a primary package 14.
  • [0070]
    Where sharp forces on the host circuit board 30 may loosen a primary package 14 within the cage 84, a small dab(s) of adhesive may be used to fix the topmost primary package 14 to the cage. The adhesive may be easily removed if necessary to replace a primary package. Alternatively, a small node or nodes 122 of polymeric material may be formed on one or more cage panels 110, 112, 114, 116 and 118 to provide an additional resistance to removal of any primary package 14. The nodes 122 may be ribs which conform to the shape of primary packages 14 to maintain the entire exemplary stack 86 immobile during use, yet allow easy removal.
  • [0071]
    In an example of this embodiment, a multi-IC chip package 80 with eight typical primary packages 14 eight-hundred (800) mils in length and four-hundred-fifty (450) mils in width may have an overall height of less than about ten (10) mm. This embodiment of a multi-IC chip package 80 is most aptly applied to primary packages 14 having outer leads 16 along one side only. However, two opposing flex PCB members 92 with buses 90 could be attached to opposing inner walls of a cage 84 to accommodate primary packages 14 with outer leads 16 along both opposing lateral edges 26 and 28.
  • [0072]
    In use, the cage 84 with attached flex PCB 92 and buses 90 is attached to the host circuit board 30 with adhesive and the bus lower ends 124 are soldered or otherwise attached to the conductive pads or leads 34 of the host circuit board 30. The primary packages 14 are then inserted and pushed downwardly within the cage 84 to form an exemplary stack 86, the outer leads 16 of each primary package compressed slightly during the insertion step.
  • [0073]
    The footprints of the multi-IC chip packages 10 and 80 are only slightly larger than the footprint of a primary package 14 which is stacked in packages 10 and 80. Thus, the density is considerably greater than the SIMM and DIMM packages currently in use. The number of primary packages 14 which may be incorporated in the stack is typically eight or more, but fewer than eight may be used.
  • [0074]
    Another embodiment of the multi-IC chip package is illustrated in drawing FIG. 13. This multi-IC chip package 130 is similar to the package 80 of drawing FIGS. 11 and 12, except that the cage 132 has but three full panels and has no flex PCB or buses. The cage 132 is rotated relative to cage 84 of package 80 so that the outer leads 16 of the primary packages 14 may be directly attached to conductive pads 34 or elongate leads of the host circuit board 30 without an intervening panel. The primary packages 14 have their major upper and lower surfaces 18, 20 in a vertical attitude and are stacked horizontally. Thus, the height dimension 134 is the same regardless of the number of primary packages 14 in the stack. The two opposed cage walls are attached to the host circuit board 30, e.g., by adhesive 136 or other means, such as snap pins, not shown in drawing FIG. 13, which are fitted into holes in the host circuit board 30. Alternately, the cage 132 may be soldered to the circuit board 30.
  • [0075]
    Nodes 122, such as small ribs, may be incorporated into inner walls of the cage 132 to provide resistance to removal of the primary packages 14 from the cage.
  • [0076]
    The footprint of the multi-IC chip package 130 is only slightly larger than the footprint of a primary package 14 which is stacked in packages 10 and 80. Thus, the density is considerably greater than the SIMM and DIMM packages currently in use.
  • [0077]
    The invention provides for the use of buses which are relatively short and of enhanced cross-section to produce low impedance at high clock speeds, i.e., up to 800 MHZ, and relatively high power ratings. The multi-IC chip packages are easy to produce with high accuracy. Primary packages using well-developed technologies and having pretested high reliability are used in the stacks. The invention is applicable to high-speed memory modules which are to supersede the SIMM and DIMM packages.
  • [0078]
    As indicated in the foregoing, each embodiment of the multi-IC chip package of the invention has particular advantages under particular circumstances.
  • [0079]
    It is apparent to those skilled in the art that various changes and modifications may be made to the multi-IC chip stacked package and package connector thereof in accordance with the disclosure herein without departing from the spirit and scope of the invention as defined in the following claims.

Claims (4)

    What is claimed is:
  1. 1. A method for connecting a horizontally stacked plurality of primary integrated circuit packages on a substrate having a plurality of circuits thereon, each primary integrated circuit package having a plurality of outer leads and having a plurality of sides, using a cage having an open side, comprising:
    providing a cage enclosing at least two sides of the plurality of sides of each primary integrated circuit package of the stacked plurality of primary integrated circuit packages; and
    attaching the cage to the substrate, the cage connecting the at least one outer lead of the outer leads of the stacked plurality of primary integrated circuit packages to the at least one conductive bus of the plurality of spaced transverse conductive buses.
  2. 2. The method of claim 1, wherein providing a cage further comprises:
    providing a cage enclosing more than the at least two sides of the plurality of sides of each primary integrated circuit package of the stacked plurality of primary integrated circuit packages; and
    attaching the cage to the substrate, the cage connecting the at least one outer lead of the outer leads of the stacked plurality of primary integrated circuit packages to the at least one conductive bus of the plurality of spaced transverse conductive buses.
  3. 3. A method for connecting a horizontally stacked plurality of primary integrated circuit packages on a substrate having a plurality of circuits thereon, each primary integrated circuit package having a plurality of outer leads and having a plurality of sides, comprising:
    providing a cage enclosing at least two sides of the plurality of sides of each primary integrated circuit package of the stacked plurality of primary integrated circuit packages; and
    attaching the cage to the substrate, the cage connecting the at least one outer lead of the outer leads of the stacked plurality of primary integrated circuit packages to the at least one conductive bus of the plurality of spaced transverse conductive buses.
  4. 4. A method for connecting a horizontally stacked plurality of primary integrated circuit packages on a substrate having a plurality of circuits thereon, each primary integrated circuit package having a plurality of outer leads and having a plurality of sides, comprising:
    providing a cage enclosing at least three sides of the plurality of sides of each primary integrated circuit package of the stacked plurality of primary integrated circuit packages; and
    attaching the cage to the substrate using one of adhesive and snap pins fitting in holes in the substrate, the cage connecting the at least one outer lead of the outer leads of the stacked plurality of primary integrated circuit packages to the at least one conductive bus of the plurality of spaced transverse conductive buses, a portion of the semi-continuous flexible tape located within the cage.
US10792222 1998-08-21 2004-03-03 Low profile multi-IC chip package connector Abandoned US20040168316A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US09138372 US6153929A (en) 1998-08-21 1998-08-21 Low profile multi-IC package connector
US09349522 US6258623B1 (en) 1998-08-21 1999-07-08 Low profile multi-IC chip package connector
US09792771 US6475831B2 (en) 1998-08-21 2001-02-23 Methods for a low profile multi-IC chip package connector
US10200792 US6773955B2 (en) 1998-08-21 2002-07-22 Low profile multi-IC chip package connector
US10792222 US20040168316A1 (en) 1998-08-21 2004-03-03 Low profile multi-IC chip package connector

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US10792222 US20040168316A1 (en) 1998-08-21 2004-03-03 Low profile multi-IC chip package connector
US11040967 US20050158912A1 (en) 1998-08-21 2005-01-21 Low profile multi-IC chip package connector
US11479712 US20060252180A1 (en) 1998-08-21 2006-06-30 Method for a low profile multi-IC chip package connector
US11600946 US20080003712A1 (en) 1998-08-21 2006-11-16 Methods of making semiconductor fuses

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10200792 Continuation US6773955B2 (en) 1998-08-21 2002-07-22 Low profile multi-IC chip package connector

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11040967 Division US20050158912A1 (en) 1998-08-21 2005-01-21 Low profile multi-IC chip package connector

Publications (1)

Publication Number Publication Date
US20040168316A1 true true US20040168316A1 (en) 2004-09-02

Family

ID=22481724

Family Applications (12)

Application Number Title Priority Date Filing Date
US09138372 Active US6153929A (en) 1998-08-21 1998-08-21 Low profile multi-IC package connector
US09349522 Active US6258623B1 (en) 1998-08-21 1999-07-08 Low profile multi-IC chip package connector
US09639358 Active US6225689B1 (en) 1998-08-21 2000-08-14 Low profile multi-IC chip package connector
US09792771 Active US6475831B2 (en) 1998-08-21 2001-02-23 Methods for a low profile multi-IC chip package connector
US09836067 Active US6362519B2 (en) 1998-08-21 2001-04-17 Low profile multi-IC chip package connector
US10068081 Active US6486546B2 (en) 1998-08-21 2002-02-06 Low profile multi-IC chip package connector
US10200792 Active US6773955B2 (en) 1998-08-21 2002-07-22 Low profile multi-IC chip package connector
US10206175 Active US6686655B2 (en) 1998-08-21 2002-07-25 Low profile multi-IC chip package connector
US10792222 Abandoned US20040168316A1 (en) 1998-08-21 2004-03-03 Low profile multi-IC chip package connector
US11040967 Abandoned US20050158912A1 (en) 1998-08-21 2005-01-21 Low profile multi-IC chip package connector
US11479712 Abandoned US20060252180A1 (en) 1998-08-21 2006-06-30 Method for a low profile multi-IC chip package connector
US11600946 Abandoned US20080003712A1 (en) 1998-08-21 2006-11-16 Methods of making semiconductor fuses

Family Applications Before (8)

Application Number Title Priority Date Filing Date
US09138372 Active US6153929A (en) 1998-08-21 1998-08-21 Low profile multi-IC package connector
US09349522 Active US6258623B1 (en) 1998-08-21 1999-07-08 Low profile multi-IC chip package connector
US09639358 Active US6225689B1 (en) 1998-08-21 2000-08-14 Low profile multi-IC chip package connector
US09792771 Active US6475831B2 (en) 1998-08-21 2001-02-23 Methods for a low profile multi-IC chip package connector
US09836067 Active US6362519B2 (en) 1998-08-21 2001-04-17 Low profile multi-IC chip package connector
US10068081 Active US6486546B2 (en) 1998-08-21 2002-02-06 Low profile multi-IC chip package connector
US10200792 Active US6773955B2 (en) 1998-08-21 2002-07-22 Low profile multi-IC chip package connector
US10206175 Active US6686655B2 (en) 1998-08-21 2002-07-25 Low profile multi-IC chip package connector

Family Applications After (3)

Application Number Title Priority Date Filing Date
US11040967 Abandoned US20050158912A1 (en) 1998-08-21 2005-01-21 Low profile multi-IC chip package connector
US11479712 Abandoned US20060252180A1 (en) 1998-08-21 2006-06-30 Method for a low profile multi-IC chip package connector
US11600946 Abandoned US20080003712A1 (en) 1998-08-21 2006-11-16 Methods of making semiconductor fuses

Country Status (1)

Country Link
US (12) US6153929A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110000700A1 (en) * 2006-10-25 2011-01-06 Yoshiaki Sato Method of connecting circuit boards and connected structure

Families Citing this family (190)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6429528B1 (en) * 1998-02-27 2002-08-06 Micron Technology, Inc. Multichip semiconductor package
US6207474B1 (en) 1998-03-09 2001-03-27 Micron Technology, Inc. Method of forming a stack of packaged memory die and resulting apparatus
US6300687B1 (en) 1998-06-26 2001-10-09 International Business Machines Corporation Micro-flex technology in semiconductor packages
US6153929A (en) * 1998-08-21 2000-11-28 Micron Technology, Inc. Low profile multi-IC package connector
FR2797348B1 (en) * 1999-08-02 2001-10-19 Cit Alcatel Method for obtaining a module, a high density, from electronic components, modular, and thus obtained encapsulated modulus
US6621155B1 (en) * 1999-12-23 2003-09-16 Rambus Inc. Integrated circuit device having stacked dies and impedance balanced transmission lines
US6558600B1 (en) * 2000-05-04 2003-05-06 Micron Technology, Inc. Method for packaging microelectronic substrates
JP2001352035A (en) * 2000-06-07 2001-12-21 Sony Corp Assembling jig for multilayer semiconductor device and manufacturing method therefor
US6875640B1 (en) * 2000-06-08 2005-04-05 Micron Technology, Inc. Stereolithographic methods for forming a protective layer on a semiconductor device substrate and substrates including protective layers so formed
US6589820B1 (en) 2000-06-16 2003-07-08 Micron Technology, Inc. Method and apparatus for packaging a microelectronic die
US6576494B1 (en) * 2000-06-28 2003-06-10 Micron Technology, Inc. Recessed encapsulated microelectronic devices and methods for formation
US6560117B2 (en) 2000-06-28 2003-05-06 Micron Technology, Inc. Packaged microelectronic die assemblies and methods of manufacture
US6552910B1 (en) 2000-06-28 2003-04-22 Micron Technology, Inc. Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture
US7298031B1 (en) * 2000-08-09 2007-11-20 Micron Technology, Inc. Multiple substrate microelectronic devices and methods of manufacture
US6483044B1 (en) * 2000-08-23 2002-11-19 Micron Technology, Inc. Interconnecting substrates for electrical coupling of microelectronic components
US7183138B2 (en) * 2000-08-23 2007-02-27 Micron Technology, Inc. Method and apparatus for decoupling conductive portions of a microelectronic device package
US6607937B1 (en) 2000-08-23 2003-08-19 Micron Technology, Inc. Stacked microelectronic dies and methods for stacking microelectronic dies
US6979595B1 (en) * 2000-08-24 2005-12-27 Micron Technology, Inc. Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices
US6838760B1 (en) * 2000-08-28 2005-01-04 Micron Technology, Inc. Packaged microelectronic devices with interconnecting units
CN1211832C (en) 2000-09-14 2005-07-20 株式会社半导体能源研究所 Semiconductor device and manufacturing method thereof
RU2183884C1 (en) * 2000-12-21 2002-06-20 СИНЕРДЖЕСТИК КОМПЬЮТИНГ СИСТЕМС (СИКС) АпС Multilayer hybrid electronic module
US6521478B2 (en) * 2001-03-20 2003-02-18 Computech International Ventures Limited Method for manufacturing a low-profile semiconductor device
US6542376B1 (en) * 2001-03-30 2003-04-01 L-3 Communications Corporation High density packaging of electronic components
US6707684B1 (en) 2001-04-02 2004-03-16 Advanced Micro Devices, Inc. Method and apparatus for direct connection between two integrated circuits via a connector
US6734538B1 (en) 2001-04-12 2004-05-11 Bae Systems Information & Electronic Systems Integration, Inc. Article comprising a multi-layer electronic package and method therefor
US7129102B2 (en) * 2001-07-03 2006-10-31 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment
US20030006493A1 (en) * 2001-07-04 2003-01-09 Matsushita Electric Industrial Co., Ltd. Semiconductor device and manufacturing method thereof
US6564979B2 (en) 2001-07-18 2003-05-20 Micron Technology, Inc. Method and apparatus for dispensing adhesive on microelectronic substrate supports
US6618257B1 (en) * 2001-07-27 2003-09-09 Staktek Group, L.P. Wide data path stacking system and method
US6876066B2 (en) * 2001-08-29 2005-04-05 Micron Technology, Inc. Packaged microelectronic devices and methods of forming same
KR20030018642A (en) 2001-08-30 2003-03-06 주식회사 하이닉스반도체 Stack chip module
US20030042615A1 (en) 2001-08-30 2003-03-06 Tongbi Jiang Stacked microelectronic devices and methods of fabricating same
US6548376B2 (en) 2001-08-30 2003-04-15 Micron Technology, Inc. Methods of thinning microelectronic workpieces
US6717222B2 (en) * 2001-10-07 2004-04-06 Guobiao Zhang Three-dimensional memory
US6747348B2 (en) * 2001-10-16 2004-06-08 Micron Technology, Inc. Apparatus and method for leadless packaging of semiconductor devices
US6576992B1 (en) * 2001-10-26 2003-06-10 Staktek Group L.P. Chip scale stacking system and method
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
US6717275B2 (en) * 2001-10-29 2004-04-06 Renesas Technology Corp. Semiconductor module
EP1317168A1 (en) * 2001-11-29 2003-06-04 Thomson Licensing S.A. Data bus connection for memory device
US6750547B2 (en) * 2001-12-26 2004-06-15 Micron Technology, Inc. Multi-substrate microelectronic packages and methods for manufacture
US6870276B1 (en) * 2001-12-26 2005-03-22 Micron Technology, Inc. Apparatus for supporting microelectronic substrates
US6896760B1 (en) * 2002-01-16 2005-05-24 Micron Technology, Inc. Fabrication of stacked microelectronic devices
US6690088B2 (en) * 2002-01-31 2004-02-10 Macintyre Donald M. Integrated circuit package stacking structure
US6635970B2 (en) * 2002-02-06 2003-10-21 International Business Machines Corporation Power distribution design method for stacked flip-chip packages
US6622380B1 (en) 2002-02-12 2003-09-23 Micron Technology, Inc. Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards
US7198693B1 (en) 2002-02-20 2007-04-03 Micron Technology, Inc. Microelectronic device having a plurality of stacked dies and methods for manufacturing such microelectronic assemblies
US7109588B2 (en) 2002-04-04 2006-09-19 Micron Technology, Inc. Method and apparatus for attaching microelectronic substrates and support members
US7777321B2 (en) * 2002-04-22 2010-08-17 Gann Keith D Stacked microelectronic layer and module with three-axis channel T-connects
US6806559B2 (en) * 2002-04-22 2004-10-19 Irvine Sensors Corporation Method and apparatus for connecting vertically stacked integrated circuit chips
US7312521B2 (en) 2002-04-23 2007-12-25 Sanyo Electric Co., Ltd. Semiconductor device with holding member
US6826739B2 (en) * 2002-05-13 2004-11-30 Agilent Technologies, Inc. System and method for placing substrate contacts in a datapath stack in an integrated circuit design
US6864172B2 (en) 2002-06-18 2005-03-08 Sanyo Electric Co., Ltd. Manufacturing method of semiconductor device
US6903001B2 (en) * 2002-07-18 2005-06-07 Micron Technology Inc. Techniques to create low K ILD for BEOL
US6836009B2 (en) 2002-08-08 2004-12-28 Micron Technology, Inc. Packaged microelectronic components
US6781066B2 (en) * 2002-08-19 2004-08-24 Micron Technology, Inc. Packaged microelectronic component assemblies
US6740546B2 (en) * 2002-08-21 2004-05-25 Micron Technology, Inc. Packaged microelectronic devices and methods for assembling microelectronic devices
US6845901B2 (en) * 2002-08-22 2005-01-25 Micron Technology, Inc. Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
US6927497B2 (en) * 2002-08-22 2005-08-09 Intel Corporation Multi-die semiconductor package
US6891248B2 (en) * 2002-08-23 2005-05-10 Micron Technology, Inc. Semiconductor component with on board capacitor
CN101064270B (en) 2002-10-30 2011-12-07 三洋电机株式会社 A method of manufacturing a semiconductor device
US6951982B2 (en) * 2002-11-22 2005-10-04 Micron Technology, Inc. Packaged microelectronic component assemblies
US20040112935A1 (en) * 2002-12-16 2004-06-17 Visteon Global Technologies, Inc. Integrated flex substrate metallurgical bonding
JP4554152B2 (en) * 2002-12-19 2010-09-29 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor chip
JP4101643B2 (en) * 2002-12-26 2008-06-18 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
US7132734B2 (en) * 2003-01-06 2006-11-07 Micron Technology, Inc. Microelectronic component assemblies and microelectronic component lead frame structures
US7436050B2 (en) 2003-01-22 2008-10-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a flexible printed circuit
EP1441222A3 (en) * 2003-01-23 2010-07-21 Maquet Critical Care AB Apparatus for and method of acoustically monitoring a gas supply
US6879050B2 (en) * 2003-02-11 2005-04-12 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
US7164151B2 (en) 2003-02-12 2007-01-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with pixel portion and driving circuit, and electronic device
US7057281B2 (en) * 2003-03-04 2006-06-06 Micron Technology Inc. Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US7183485B2 (en) * 2003-03-11 2007-02-27 Micron Technology, Inc. Microelectronic component assemblies having lead frames adapted to reduce package bow
JP4526771B2 (en) 2003-03-14 2010-08-18 株式会社半導体エネルギー研究所 A method for manufacturing a semiconductor device
US6946325B2 (en) * 2003-03-14 2005-09-20 Micron Technology, Inc. Methods for packaging microelectronic devices
US6917090B2 (en) * 2003-04-07 2005-07-12 Micron Technology, Inc. Chip scale image sensor package
US6882021B2 (en) * 2003-05-30 2005-04-19 Micron Technology, Inc. Packaged image sensing microelectronic devices including a lead and methods of packaging image sensing microelectronic devices including a lead
US20040264148A1 (en) * 2003-06-27 2004-12-30 Burdick William Edward Method and system for fan fold packaging
JP4401181B2 (en) 2003-08-06 2010-01-20 三洋電機株式会社 Semiconductor device and manufacturing method thereof
US7368810B2 (en) 2003-08-29 2008-05-06 Micron Technology, Inc. Invertible microfeature device packages
US7071421B2 (en) * 2003-08-29 2006-07-04 Micron Technology, Inc. Stacked microfeature devices and associated methods
US6924655B2 (en) * 2003-09-03 2005-08-02 Micron Technology, Inc. Probe card for use with microelectronic components, and methods for making same
US20050104171A1 (en) * 2003-11-13 2005-05-19 Benson Peter A. Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structures
US7091124B2 (en) 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US6998703B2 (en) * 2003-12-04 2006-02-14 Palo Alto Research Center Inc. Thin package for stacking integrated circuits
US8084866B2 (en) * 2003-12-10 2011-12-27 Micron Technology, Inc. Microelectronic devices and methods for filling vias in microelectronic devices
JP4205613B2 (en) 2004-03-01 2009-01-07 エルピーダメモリ株式会社 Semiconductor device
US7215018B2 (en) * 2004-04-13 2007-05-08 Vertical Circuits, Inc. Stacked die BGA or LGA component assembly
US7245021B2 (en) * 2004-04-13 2007-07-17 Vertical Circuits, Inc. Micropede stacked die component assembly
US7705432B2 (en) 2004-04-13 2010-04-27 Vertical Circuits, Inc. Three dimensional six surface conformal die coating
US7250328B2 (en) * 2004-07-23 2007-07-31 Micron Technology, Inc. Microelectronic component assemblies with recessed wire bonds and methods of making same
US7632747B2 (en) 2004-08-19 2009-12-15 Micron Technology, Inc. Conductive structures for microfeature devices and methods for fabricating microfeature devices
US7602618B2 (en) * 2004-08-25 2009-10-13 Micron Technology, Inc. Methods and apparatuses for transferring heat from stacked microfeature devices
US20060043534A1 (en) * 2004-08-26 2006-03-02 Kirby Kyle K Microfeature dies with porous regions, and associated methods and systems
US7095122B2 (en) * 2004-09-01 2006-08-22 Micron Technology, Inc. Reduced-dimension microelectronic component assemblies with wire bonds and methods of making same
US20060071316A1 (en) * 2004-09-24 2006-04-06 Emory Garth Three-dimensional stack manufacture for integrated circuit devices and method of manufacture
US7172454B2 (en) * 2004-12-30 2007-02-06 Nokia Corporation Electronic component assembly
WO2006082620A1 (en) * 2005-01-31 2006-08-10 Spansion Llc Layered semiconductor device and layered semiconductor device manufacturing method
US8278751B2 (en) * 2005-02-08 2012-10-02 Micron Technology, Inc. Methods of adhering microfeature workpieces, including a chip, to a support member
US7242091B2 (en) * 2005-03-02 2007-07-10 Stats Chippac Ltd. Stacked semiconductor packages and method therefor
JP4311376B2 (en) * 2005-06-08 2009-08-12 セイコーエプソン株式会社 Semiconductor device, method of manufacturing a semiconductor device, electronic components, circuit boards and electronic devices
US7557443B2 (en) 2005-08-19 2009-07-07 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US8174101B2 (en) * 2005-08-24 2012-05-08 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US7504284B2 (en) * 2005-08-26 2009-03-17 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US7807505B2 (en) * 2005-08-30 2010-10-05 Micron Technology, Inc. Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US7745944B2 (en) 2005-08-31 2010-06-29 Micron Technology, Inc. Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US7485969B2 (en) * 2005-09-01 2009-02-03 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing microelectronic devices
US20070045807A1 (en) * 2005-09-01 2007-03-01 Micron Technology, Inc. Microelectronic devices and methods for manufacturing microelectronic devices
US20070148820A1 (en) * 2005-12-22 2007-06-28 Micron Technology, Inc. Microelectronic devices and methods for manufacturing microelectronic devices
US7795115B2 (en) 2005-12-28 2010-09-14 Sanyo Electric Co., Ltd. Method of manufacturing semiconductor device
US7759221B2 (en) 2005-12-29 2010-07-20 Micron Technology, Inc. Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US7741152B2 (en) 2006-01-25 2010-06-22 Advanced Semiconductor Engineering, Inc. Three-dimensional package and method of making the same
US7446404B2 (en) * 2006-01-25 2008-11-04 Advanced Semiconductor Engineering, Inc. Three-dimensional package and method of making the same
US7671459B2 (en) 2006-02-08 2010-03-02 Micron Technologies, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US20070210441A1 (en) * 2006-03-08 2007-09-13 Micron Technology, Inc. Microelectronic device assemblies including assemblies with recurved leadframes, and associated methods
US8202754B2 (en) 2006-03-29 2012-06-19 Micron Technology, Inc. Packaged microelectronic devices recessed in support member cavities, and associated methods
US7910385B2 (en) * 2006-05-12 2011-03-22 Micron Technology, Inc. Method of fabricating microelectronic devices
US20080006940A1 (en) * 2006-07-05 2008-01-10 Micron Technology, Inc. Lead frames, microelectronic devices with lead frames, and methods for manufacturing lead frames and microelectronic devices with lead frames
US7692931B2 (en) * 2006-07-17 2010-04-06 Micron Technology, Inc. Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US7888185B2 (en) * 2006-08-17 2011-02-15 Micron Technology, Inc. Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device
US7868440B2 (en) * 2006-08-25 2011-01-11 Micron Technology, Inc. Packaged microdevices and methods for manufacturing packaged microdevices
US8513789B2 (en) * 2006-10-10 2013-08-20 Tessera, Inc. Edge connect wafer level stacking with leads extending along edges
US7901989B2 (en) 2006-10-10 2011-03-08 Tessera, Inc. Reconstituted wafer level stacking
US7829438B2 (en) 2006-10-10 2010-11-09 Tessera, Inc. Edge connect wafer level stacking
US7807511B2 (en) * 2006-11-17 2010-10-05 Freescale Semiconductor, Inc. Method of packaging a device having a multi-contact elastomer connector contact area and device thereof
US7476563B2 (en) 2006-11-17 2009-01-13 Freescale Semiconductor, Inc. Method of packaging a device using a dielectric layer
US7696016B2 (en) * 2006-11-17 2010-04-13 Freescale Semiconductor, Inc. Method of packaging a device having a tangible element and device thereof
US7588951B2 (en) * 2006-11-17 2009-09-15 Freescale Semiconductor, Inc. Method of packaging a semiconductor device and a prefabricated connector
CN100505248C (en) 2006-11-27 2009-06-24 南茂科技股份有限公司;百慕达南茂科技股份有限公司 Stack type chip package with radiation structure
US7741150B2 (en) * 2006-12-04 2010-06-22 Micron Technology, Inc. Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US7656031B2 (en) * 2007-02-05 2010-02-02 Bridge Semiconductor Corporation Stackable semiconductor package having metal pin within through hole of package
US7833456B2 (en) 2007-02-23 2010-11-16 Micron Technology, Inc. Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece
US7750449B2 (en) * 2007-03-13 2010-07-06 Micron Technology, Inc. Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US8723332B2 (en) 2007-06-11 2014-05-13 Invensas Corporation Electrically interconnected stacked die assemblies
WO2008157779A3 (en) * 2007-06-20 2009-04-16 Vertical Circuits Inc Three-dimensional circuitry formed on integrated circuit device using two- dimensional fabrication
US20090026592A1 (en) 2007-07-24 2009-01-29 Micron Technology, Inc. Semiconductor dies with recesses, associated leadframes, and associated systems and methods
US7816750B2 (en) * 2007-07-24 2010-10-19 Aptina Imaging Corporation Thin semiconductor die packages and associated systems and methods
US7843050B2 (en) * 2007-07-24 2010-11-30 Micron Technology, Inc. Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
WO2009017758A3 (en) 2007-07-27 2009-04-02 Tessera Inc Reconstituted wafer stack packaging with after-applied pad extensions
EP2186131A2 (en) 2007-08-03 2010-05-19 Tessera Technologies Hungary Kft. Stack packages using reconstituted wafers
US8043895B2 (en) * 2007-08-09 2011-10-25 Tessera, Inc. Method of fabricating stacked assembly including plurality of stacked microelectronic elements
US7947529B2 (en) * 2007-08-16 2011-05-24 Micron Technology, Inc. Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US8704379B2 (en) 2007-09-10 2014-04-22 Invensas Corporation Semiconductor die mount by conformal die coating
US7838978B2 (en) * 2007-09-19 2010-11-23 Infineon Technologies Ag Semiconductor device
JP4588060B2 (en) * 2007-09-19 2010-11-24 スパンション エルエルシー Semiconductor device and manufacturing method thereof
EP2081226A1 (en) 2008-01-10 2009-07-22 Abounion Technology Corporation Multi-channel stackable semiconductor device and method for fabricating the same, and stacking substrate applied to the semiconductor device
US7843046B2 (en) * 2008-02-19 2010-11-30 Vertical Circuits, Inc. Flat leadless packages and stacked leadless package assemblies
JP5763924B2 (en) * 2008-03-12 2015-08-12 インヴェンサス・コーポレーション Support mounted electrically interconnecting the die assembly
CN102067310B (en) * 2008-06-16 2013-08-21 泰塞拉公司 Stacking of wafer-level chip scale packages having edge contacts and manufacture method thereof
US7863159B2 (en) * 2008-06-19 2011-01-04 Vertical Circuits, Inc. Semiconductor die separation method
US7906372B2 (en) * 2008-07-09 2011-03-15 Avago Technologies Fiber Ip (Singapore) Pte. Ltd Lens support and wirebond protector
US7872332B2 (en) * 2008-09-11 2011-01-18 Micron Technology, Inc. Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods
US20100183141A1 (en) * 2009-01-22 2010-07-22 Hirose Electric USA Inc. Reducing far-end crosstalk in chip-to-chip communication systems and components
JP4833307B2 (en) * 2009-02-24 2011-12-07 インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Maschines Corporation Semiconductor module, the terminal plate, the manufacturing method of the production method and the semiconductor module of the terminal plate
KR101187214B1 (en) * 2009-03-13 2012-10-02 테세라, 인코포레이티드 Stacked microelectronic assembly with microelectronic elements having vias extending through bond pads
WO2010151578A3 (en) * 2009-06-26 2011-03-31 Vertical Circuits, Inc. Electrical interconnect for die stacked in zig-zag configuration
WO2011056668A3 (en) 2009-10-27 2011-09-15 Vertical Circuits, Inc. Selective die electrical insulation additive process
WO2011056987A3 (en) 2009-11-04 2011-11-24 Vertical Circuits, Inc. Stacked die assembly having reduced stress electrical interconnects
FR2964291B1 (en) * 2010-08-25 2012-08-24 Hispano Suiza Sa Circuit prints comprising at least one ceramic component
US8611090B2 (en) 2010-09-09 2013-12-17 International Business Machines Corporation Electronic module with laterally-conducting heat distributor layer
EP2666344A4 (en) * 2011-01-20 2016-12-07 Hewlett Packard Entpr Dev Lp Chip carrier support systems
JP5742242B2 (en) * 2011-01-21 2015-07-01 セイコーエプソン株式会社 Method for manufacturing a substrate for connecting method and a semiconductor device
US8587088B2 (en) * 2011-02-17 2013-11-19 Apple Inc. Side-mounted controller and methods for making the same
KR20120135626A (en) * 2011-06-07 2012-12-17 삼성전자주식회사 Method for manufacturing semiconductor chip package
US9086553B2 (en) 2011-06-27 2015-07-21 Avago Technologies General Ip (Singapore) Pte. Ltd. Optical communications device having electrical bond pads that are protected by a protective coating, and a method for applying the protective coating
US8779585B2 (en) 2011-08-05 2014-07-15 International Business Machines Corporation Implementing enhanced thermal conductivity in stacked modules
US8476771B2 (en) 2011-08-25 2013-07-02 International Business Machines Corporation Configuration of connections in a 3D stack of integrated circuits
US8516426B2 (en) 2011-08-25 2013-08-20 International Business Machines Corporation Vertical power budgeting and shifting for three-dimensional integration
US8519735B2 (en) 2011-08-25 2013-08-27 International Business Machines Corporation Programming the behavior of individual chips or strata in a 3D stack of integrated circuits
US8476953B2 (en) 2011-08-25 2013-07-02 International Business Machines Corporation 3D integrated circuit stack-wide synchronization circuit
US8525569B2 (en) 2011-08-25 2013-09-03 International Business Machines Corporation Synchronizing global clocks in 3D stacks of integrated circuits by shorting the clock network
US8381156B1 (en) 2011-08-25 2013-02-19 International Business Machines Corporation 3D inter-stratum connectivity robustness
US8576000B2 (en) 2011-08-25 2013-11-05 International Business Machines Corporation 3D chip stack skew reduction with resonant clock and inductive coupling
US8587357B2 (en) 2011-08-25 2013-11-19 International Business Machines Corporation AC supply noise reduction in a 3D stack with voltage sensing and clock shifting
US9076664B2 (en) * 2011-10-07 2015-07-07 Freescale Semiconductor, Inc. Stacked semiconductor die with continuous conductive vias
US8796822B2 (en) 2011-10-07 2014-08-05 Freescale Semiconductor, Inc. Stacked semiconductor devices
US9390772B2 (en) * 2012-05-22 2016-07-12 Samsung Electronics Co., Ltd. Semiconductor device including option pads for determining an operating structure thereof, and a system having the same
CN104254200B (en) * 2013-06-26 2017-09-22 元太科技工业股份有限公司 Electronic devices
US9826640B2 (en) 2013-06-26 2017-11-21 E Ink Holdings Inc. Electronic apparatus
JP2016535445A (en) * 2013-10-29 2016-11-10 ケメット エレクトロニクス コーポレーション Ceramic capacitors with improved lead design
US9082757B2 (en) * 2013-10-31 2015-07-14 Freescale Semiconductor, Inc. Stacked semiconductor devices
US9257419B2 (en) * 2014-03-17 2016-02-09 Freescale Semiconductor Inc. Leadframe-based system-in-packages having sidewall-mounted surface mount devices and methods for the production thereof
KR20150136394A (en) 2014-05-27 2015-12-07 에스케이하이닉스 주식회사 Flexible stack package with wing portion
US9691746B2 (en) * 2014-07-14 2017-06-27 Micron Technology, Inc. Methods of manufacturing stacked semiconductor die assemblies with high efficiency thermal paths
US9337119B2 (en) * 2014-07-14 2016-05-10 Micron Technology, Inc. Stacked semiconductor die assemblies with high efficiency thermal paths and associated systems
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board

Citations (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6362519B1 (en) *
US36916A (en) * 1862-11-11 Improvement in coupling thills to axles
US4992849A (en) * 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded board multiple integrated circuit module
US4992850A (en) * 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded simm module
US4996587A (en) * 1989-04-10 1991-02-26 International Business Machines Corporation Integrated semiconductor chip package
US5107328A (en) * 1991-02-13 1992-04-21 Micron Technology, Inc. Packaging means for a semiconductor die having particular shelf structure
US5137836A (en) * 1991-05-23 1992-08-11 Atmel Corporation Method of manufacturing a repairable multi-chip module
US5155067A (en) * 1991-03-26 1992-10-13 Micron Technology, Inc. Packaging for a semiconductor die
US5239198A (en) * 1989-09-06 1993-08-24 Motorola, Inc. Overmolded semiconductor device having solder ball and edge lead connective structure
US5239747A (en) * 1991-09-18 1993-08-31 Sgs-Thomson Microelectronics, Inc. Method of forming integrated circuit devices
US5255156A (en) * 1989-02-22 1993-10-19 The Boeing Company Bonding pad interconnection on a multiple chip module having minimum channel width
US5281852A (en) * 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
US5323060A (en) * 1993-06-02 1994-06-21 Micron Semiconductor, Inc. Multichip module having a stacked chip arrangement
US5343075A (en) * 1991-06-29 1994-08-30 Sony Corporation Composite stacked semiconductor device with contact plates
US5343366A (en) * 1992-06-24 1994-08-30 International Business Machines Corporation Packages for stacked integrated circuit chip cubes
US5378981A (en) * 1993-02-02 1995-01-03 Motorola, Inc. Method for testing a semiconductor device on a universal test circuit substrate
US5420751A (en) * 1990-08-01 1995-05-30 Staktek Corporation Ultra high density modular integrated circuit package
US5424652A (en) * 1992-06-10 1995-06-13 Micron Technology, Inc. Method and apparatus for testing an unpackaged semiconductor die
US5448165A (en) * 1993-01-08 1995-09-05 Integrated Device Technology, Inc. Electrically tested and burned-in semiconductor die and method for producing same
US5461544A (en) * 1993-03-05 1995-10-24 Sgs-Thomson Microelectronics, Inc. Structure and method for connecting leads from multiple chips
US5465470A (en) * 1994-08-31 1995-11-14 Lsi Logic Corporation Fixture for attaching multiple lids to multi-chip module (MCM) integrated circuit
US5468655A (en) * 1994-10-31 1995-11-21 Motorola, Inc. Method for forming a temporary attachment between a semiconductor die and a substrate using a metal paste comprising spherical modules
US5475317A (en) * 1993-12-23 1995-12-12 Epi Technologies, Inc. Singulated bare die tester and method of performing forced temperature electrical tests and burn-in
US5480840A (en) * 1992-07-14 1996-01-02 At&T Global Information Solutions Company Multi-chip module with multiple compartments
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
US5495398A (en) * 1992-05-22 1996-02-27 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5535101A (en) * 1992-11-03 1996-07-09 Motorola, Inc. Leadless integrated circuit package
US5552963A (en) * 1994-03-07 1996-09-03 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5571754A (en) * 1995-07-26 1996-11-05 International Business Machines Corporation Method of fabrication of endcap chip with conductive, monolithic L-connect for multichip stack
US5592019A (en) * 1994-04-19 1997-01-07 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and module
US5600183A (en) * 1994-11-15 1997-02-04 Hughes Electronics Multi-layer film adhesive for electrically isolating and grounding an integrated circuit chip to a printed circuit substrate
US5602420A (en) * 1992-09-07 1997-02-11 Hitachi, Ltd. Stacked high mounting density semiconductor devices
US5604377A (en) * 1995-10-10 1997-02-18 International Business Machines Corp. Semiconductor chip high density packaging
US5625221A (en) * 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US5637912A (en) * 1994-08-22 1997-06-10 International Business Machines Corporation Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips
US5657537A (en) * 1995-05-30 1997-08-19 General Electric Company Method for fabricating a stack of two dimensional circuit modules
US5811877A (en) * 1994-08-30 1998-09-22 Hitachi, Ltd. Semiconductor device structure
US5818107A (en) * 1997-01-17 1998-10-06 International Business Machines Corporation Chip stacking by edge metallization
US5835988A (en) * 1996-03-27 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
US5891761A (en) * 1994-06-23 1999-04-06 Cubic Memory, Inc. Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform
US5933712A (en) * 1997-03-19 1999-08-03 The Regents Of The University Of California Attachment method for stacked integrated circuit (IC) chips
US5960539A (en) * 1996-05-20 1999-10-05 Staktek Corporation Method of making high density integrated circuit module
US6049123A (en) * 1990-08-01 2000-04-11 Staktek Corporation Ultra high density integrated circuit packages
US6088237A (en) * 1997-12-31 2000-07-11 Micron Technology, Inc. Semiconductor device socket, assembly and methods
US6133626A (en) * 1997-10-10 2000-10-17 Gennum Corporation Three dimensional packaging configuration for multi-chip module assembly
US6153929A (en) * 1998-08-21 2000-11-28 Micron Technology, Inc. Low profile multi-IC package connector
US6205654B1 (en) * 1992-12-11 2001-03-27 Staktek Group L.P. Method of manufacturing a surface mount package
US6210993B1 (en) * 1998-05-20 2001-04-03 Micron Technology, Inc. High density semiconductor package and method of fabrication
US6297548B1 (en) * 1998-06-30 2001-10-02 Micron Technology, Inc. Stackable ceramic FBGA for high thermal applications
US6303997B1 (en) * 1998-04-08 2001-10-16 Anam Semiconductor, Inc. Thin, stackable semiconductor packages
US6358772B2 (en) * 1997-05-02 2002-03-19 Nec Corporation Semiconductor package having semiconductor element mounting structure of semiconductor package mounted on circuit board and method of assembling semiconductor package
US6920688B2 (en) * 1998-09-01 2005-07-26 Micron Technology, Inc. Method for a semiconductor assembly having a semiconductor die with dual heat spreaders

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04243173A (en) 1991-01-17 1992-08-31 Nec Corp Electrostrictive effect element
JPH0661404A (en) 1992-08-10 1994-03-04 Nec Corp Semiconductor device
KR0134648B1 (en) * 1994-06-09 1998-04-20 김광호 Multi-chip package

Patent Citations (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US36916A (en) * 1862-11-11 Improvement in coupling thills to axles
US6362519B1 (en) *
US4992849A (en) * 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded board multiple integrated circuit module
US4992850A (en) * 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded simm module
US5255156A (en) * 1989-02-22 1993-10-19 The Boeing Company Bonding pad interconnection on a multiple chip module having minimum channel width
US4996587A (en) * 1989-04-10 1991-02-26 International Business Machines Corporation Integrated semiconductor chip package
US5239198A (en) * 1989-09-06 1993-08-24 Motorola, Inc. Overmolded semiconductor device having solder ball and edge lead connective structure
US5420751A (en) * 1990-08-01 1995-05-30 Staktek Corporation Ultra high density modular integrated circuit package
US5566051A (en) * 1990-08-01 1996-10-15 Staktek Corporation Ultra high density integrated circuit packages method and apparatus
US6049123A (en) * 1990-08-01 2000-04-11 Staktek Corporation Ultra high density integrated circuit packages
US5107328A (en) * 1991-02-13 1992-04-21 Micron Technology, Inc. Packaging means for a semiconductor die having particular shelf structure
US5155067A (en) * 1991-03-26 1992-10-13 Micron Technology, Inc. Packaging for a semiconductor die
US5137836A (en) * 1991-05-23 1992-08-11 Atmel Corporation Method of manufacturing a repairable multi-chip module
US5343075A (en) * 1991-06-29 1994-08-30 Sony Corporation Composite stacked semiconductor device with contact plates
US5239747A (en) * 1991-09-18 1993-08-31 Sgs-Thomson Microelectronics, Inc. Method of forming integrated circuit devices
US5281852A (en) * 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
US5495398A (en) * 1992-05-22 1996-02-27 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5424652A (en) * 1992-06-10 1995-06-13 Micron Technology, Inc. Method and apparatus for testing an unpackaged semiconductor die
US5343366A (en) * 1992-06-24 1994-08-30 International Business Machines Corporation Packages for stacked integrated circuit chip cubes
US5480840A (en) * 1992-07-14 1996-01-02 At&T Global Information Solutions Company Multi-chip module with multiple compartments
US5602420A (en) * 1992-09-07 1997-02-11 Hitachi, Ltd. Stacked high mounting density semiconductor devices
US5535101A (en) * 1992-11-03 1996-07-09 Motorola, Inc. Leadless integrated circuit package
US5484959A (en) * 1992-12-11 1996-01-16 Staktek Corporation High density lead-on-package fabrication method and apparatus
US6205654B1 (en) * 1992-12-11 2001-03-27 Staktek Group L.P. Method of manufacturing a surface mount package
US5448165A (en) * 1993-01-08 1995-09-05 Integrated Device Technology, Inc. Electrically tested and burned-in semiconductor die and method for producing same
US5378981A (en) * 1993-02-02 1995-01-03 Motorola, Inc. Method for testing a semiconductor device on a universal test circuit substrate
US5461544A (en) * 1993-03-05 1995-10-24 Sgs-Thomson Microelectronics, Inc. Structure and method for connecting leads from multiple chips
US5323060A (en) * 1993-06-02 1994-06-21 Micron Semiconductor, Inc. Multichip module having a stacked chip arrangement
US5475317A (en) * 1993-12-23 1995-12-12 Epi Technologies, Inc. Singulated bare die tester and method of performing forced temperature electrical tests and burn-in
US5625221A (en) * 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US5552963A (en) * 1994-03-07 1996-09-03 Staktek Corporation Bus communication system for stacked high density integrated circuit packages
US5592019A (en) * 1994-04-19 1997-01-07 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and module
US5891761A (en) * 1994-06-23 1999-04-06 Cubic Memory, Inc. Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform
US5637912A (en) * 1994-08-22 1997-06-10 International Business Machines Corporation Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips
US5811877A (en) * 1994-08-30 1998-09-22 Hitachi, Ltd. Semiconductor device structure
US5465470A (en) * 1994-08-31 1995-11-14 Lsi Logic Corporation Fixture for attaching multiple lids to multi-chip module (MCM) integrated circuit
US5468655A (en) * 1994-10-31 1995-11-21 Motorola, Inc. Method for forming a temporary attachment between a semiconductor die and a substrate using a metal paste comprising spherical modules
US5600183A (en) * 1994-11-15 1997-02-04 Hughes Electronics Multi-layer film adhesive for electrically isolating and grounding an integrated circuit chip to a printed circuit substrate
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5657537A (en) * 1995-05-30 1997-08-19 General Electric Company Method for fabricating a stack of two dimensional circuit modules
US5571754A (en) * 1995-07-26 1996-11-05 International Business Machines Corporation Method of fabrication of endcap chip with conductive, monolithic L-connect for multichip stack
US5604377A (en) * 1995-10-10 1997-02-18 International Business Machines Corp. Semiconductor chip high density packaging
US5835988A (en) * 1996-03-27 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
US5960539A (en) * 1996-05-20 1999-10-05 Staktek Corporation Method of making high density integrated circuit module
US5818107A (en) * 1997-01-17 1998-10-06 International Business Machines Corporation Chip stacking by edge metallization
US5933712A (en) * 1997-03-19 1999-08-03 The Regents Of The University Of California Attachment method for stacked integrated circuit (IC) chips
US6358772B2 (en) * 1997-05-02 2002-03-19 Nec Corporation Semiconductor package having semiconductor element mounting structure of semiconductor package mounted on circuit board and method of assembling semiconductor package
US6133626A (en) * 1997-10-10 2000-10-17 Gennum Corporation Three dimensional packaging configuration for multi-chip module assembly
US6088237A (en) * 1997-12-31 2000-07-11 Micron Technology, Inc. Semiconductor device socket, assembly and methods
US6303997B1 (en) * 1998-04-08 2001-10-16 Anam Semiconductor, Inc. Thin, stackable semiconductor packages
US6210993B1 (en) * 1998-05-20 2001-04-03 Micron Technology, Inc. High density semiconductor package and method of fabrication
US6297548B1 (en) * 1998-06-30 2001-10-02 Micron Technology, Inc. Stackable ceramic FBGA for high thermal applications
US6258623B1 (en) * 1998-08-21 2001-07-10 Micron Technology, Inc. Low profile multi-IC chip package connector
US6153929A (en) * 1998-08-21 2000-11-28 Micron Technology, Inc. Low profile multi-IC package connector
US6225689B1 (en) * 1998-08-21 2001-05-01 Micron Technology, Inc. Low profile multi-IC chip package connector
US6362519B2 (en) * 1998-08-21 2002-03-26 Micron Technology, Inc. Low profile multi-IC chip package connector
US6475831B2 (en) * 1998-08-21 2002-11-05 Micron Technology, Inc. Methods for a low profile multi-IC chip package connector
US6486546B2 (en) * 1998-08-21 2002-11-26 Micron Technology, Inc. Low profile multi-IC chip package connector
US6686655B2 (en) * 1998-08-21 2004-02-03 Micron Technology, Inc. Low profile multi-IC chip package connector
US6773955B2 (en) * 1998-08-21 2004-08-10 Micron Technology, Inc. Low profile multi-IC chip package connector
US6920688B2 (en) * 1998-09-01 2005-07-26 Micron Technology, Inc. Method for a semiconductor assembly having a semiconductor die with dual heat spreaders

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110000700A1 (en) * 2006-10-25 2011-01-06 Yoshiaki Sato Method of connecting circuit boards and connected structure

Also Published As

Publication number Publication date Type
US6225689B1 (en) 2001-05-01 grant
US20050158912A1 (en) 2005-07-21 application
US20010020740A1 (en) 2001-09-13 application
US20080003712A1 (en) 2008-01-03 application
US20010006829A1 (en) 2001-07-05 application
US20020084520A1 (en) 2002-07-04 application
US20060252180A1 (en) 2006-11-09 application
US6258623B1 (en) 2001-07-10 grant
US20020182772A1 (en) 2002-12-05 application
US20020185725A1 (en) 2002-12-12 application
US6153929A (en) 2000-11-28 grant
US6486546B2 (en) 2002-11-26 grant
US6773955B2 (en) 2004-08-10 grant
US6686655B2 (en) 2004-02-03 grant
US6362519B2 (en) 2002-03-26 grant
US6475831B2 (en) 2002-11-05 grant

Similar Documents

Publication Publication Date Title
US4956694A (en) Integrated circuit chip stacking
US4812949A (en) Method of and apparatus for mounting an IC chip
US5612570A (en) Chip stack and method of making same
US5600178A (en) Semiconductor package having interdigitated leads
US5754408A (en) Stackable double-density integrated circuit assemblies
US6441483B1 (en) Die stacking scheme
US5093708A (en) Multilayer integrated circuit module
US7405471B2 (en) Carrier-based electronic module
US6507107B2 (en) Semiconductor/printed circuit board assembly
US5818698A (en) Method and apparatus for a chip-on-board semiconductor module
US6051887A (en) Semiconductor stacked device for implantable medical apparatus
US4654472A (en) Electronic component package with multiconductive base forms for multichannel mounting
US5434750A (en) Partially-molded, PCB chip carrier package for certain non-square die shapes
US5994166A (en) Method of constructing stacked packages
US5953214A (en) Dual substrate package assembly coupled to a conducting member
US5140405A (en) Semiconductor assembly utilizing elastomeric single axis conductive interconnect
US6172423B1 (en) Layer-type ball grid array semiconductor package and fabrication method thereof
US6005463A (en) Through-hole interconnect device with isolated wire-leads and component barriers
US5943213A (en) Three-dimensional electronic module
US5677569A (en) Semiconductor multi-package stack
US6014316A (en) IC stack utilizing BGA contacts
US5483024A (en) High density semiconductor package
US5352851A (en) Edge-mounted, surface-mount integrated circuit device
US4764122A (en) Data bus connector
US6205654B1 (en) Method of manufacturing a surface mount package