US20040167653A1 - Semiconductor storage apparatus in which different erase commands are sequentially sent to a plurality of nonvolatile semiconductor memories - Google Patents

Semiconductor storage apparatus in which different erase commands are sequentially sent to a plurality of nonvolatile semiconductor memories Download PDF

Info

Publication number
US20040167653A1
US20040167653A1 US10784995 US78499504A US2004167653A1 US 20040167653 A1 US20040167653 A1 US 20040167653A1 US 10784995 US10784995 US 10784995 US 78499504 A US78499504 A US 78499504A US 2004167653 A1 US2004167653 A1 US 2004167653A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
data
plurality
write
storage apparatus
apparatus according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10784995
Inventor
Kenichi Kaki
Kunihiro Katayama
Takashi Tsunehiro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Emergence Memory Solutions LLC
Original Assignee
Kenichi Kaki
Kunihiro Katayama
Takashi Tsunehiro
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0668Dedicated interfaces to storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0683Plurality of storage devices
    • G06F3/0688Non-volatile semiconductor memory arrays
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0602Dedicated interfaces to storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0602Dedicated interfaces to storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • G06F3/0611Improving I/O performance in relation to response time
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0602Dedicated interfaces to storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • G06F3/0613Improving I/O performance in relation to throughput
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0646Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
    • G06F3/0652Erasing, e.g. deleting, data cleaning, moving of data to a wastebasket
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656Data buffering arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659Command handling arrangements, e.g. command buffers, queues, command scheduling
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0668Dedicated interfaces to storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • G06F3/0679Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/102External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/32Timing circuits

Abstract

A semiconductor storage apparatus is coupled with a system bus to receive a write request accompanied with first and second blocks of data, which are stored in nonvolatile semiconductor memories. A control device sends a first erase command to one of the nonvolatile memories to initiate a first internal erase operation of data within the nonvolatile memories. After the first erase command has been sent, the control device sends a second erase command to another one of the nonvolatile memories, to initiate a second internal erase operation of data within the other nonvolatile memory.

Description

    CROSS-REFERENCE TO RELATED APPLICATION(S)
  • This application is a continuation of application Ser. No. 08/669,914, filed Jun. 25, 1996, which, in turn, was a continuation of application Ser. No. 08/079,550, filed Jun. 22, 1993, now U.S. Pat. No. 5,530,828, the entire disclosures of which are incorporated by reference.[0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates to a semiconductor storage device employing flash memories. More particularly, it relates to a technique for continuously writing data into a semiconductor disk pack or the like which employs flash memories. [0003]
  • 2. Description of the Related Art [0004]
  • A flash EEPROM (electrically erasable programmable read-only memory) is adapted to read out data therefrom and write data thereinto in word units with one word consisting of a plurality of bits, and to electrically erase data therefrom in chip units or in plural-word units. With respect to known art, there is a storage device, e.g., a disk pack wherein a plurality of such flash EEPROM's are packaged, and wherein data are written into the flash EEPROM's or erased therefrom in succession. [0005]
  • The prior art will be explained in conjunction with FIGS. [0006] 8(a)-8(g) which are illustrative of timing waveforms for the operation of writing data into a flash memory in accordance with a known command control system. Symbol Vcc in the figure denotes the power supply voltage of the flash memory, and +5V is normally applied as this voltage Vcc. Symbol Vpp denotes a writing supply voltage, which is a potential higher than the power supply voltage Vcc and which is applied in the mode of writing data into the flash memory. Addresses serve to designate the data writing areas of the flash memory in byte units. An output enable signal OE is set at a “low” level in the mode of reading data out of the flash memory, whereas it is set at a “high” level in any other mode. A chip enable signal CE is set at a “low” level in the mode of reading a command and data out of or writing a command and data into the flash memory. The chip enable signal CE in this flash memory is used also as a write enable signal, and the data are written at the rising or leading edge of this signal CE under the conditions of the high potential of the writing supply voltage Vpp and the high level of the output enable signal OE. Symbol I/07 and symbols I/00˜I/06 indicate signals on data lines. Next, the operation of writing 1 byte of data into the flash memory will be explained. First, the command on each data line is written into the flash memory at the rising edge of the chip enable signal CE. The command is a write setup command which notifies the start of the 1-word data writing operation to the flash memory. After the command has been written, the data on each data line is written into the flash memory at the rising edge of the chip enable signal CE. The “low” duration of the chip enable signal CE in the case of writing the command and the data is 50 nanosec. or more. In actuality, however, the operation of writing the data into a memory chip has just begun within the flash memory, and the next data cannot be written until the end of the internal writing operation. Here, a time period of several microsec.˜several tens microsec. is expended on the internal writing operation within the flash memory, and it is considerably long compared with the time period, i.e., the actual time used, for writing the command and the data of one word. In this regard, status polling can be utilized as an expedient for checking if the writing operation within the flash memory chip has ended after the lapse of the time period of several microsec.˜several tens microsec. The status polling determines the end of the writing operation within the memory chip in such a way that the status of the data line I/07 is read out by holding the signals CE and OE “low”.
  • The above technique requires a considerable time period in the case of continuously writing the data of a plurality of words. The command and the data of one word can be written in a time period on the order of several tens nanosec. several hundred nanosec. However, a time period of several microsec.˜several tens microsec. is expended from the time data of one word is initially fed to the flash memory until the end of the writing operation within the flash memory chip, and the flash memory cannot be accessed in the meantime. Therefore, the total time period for writing data of one word is considerably longer than a time period for reading out data of one word. Moreover, in the case of continuously writing data of the plurality of words, the writing time period increases in proportion to the number of words. By way of example, in a case where a semiconductor disk pack is constructed using such flash memories, data of several kilowords˜several tens kilowords or more are continuously written. Then, the writing time period increases in proportion to the quantity of the data to-be-written, so that the transfer of the data which are to be written becomes slow, and this affects the whole system. [0007]
  • SUMMARY OF THE INVENTION
  • It is accordingly an object of the present invention to provide a semiconductor storage device which shortens a time period for writing data. [0008]
  • In order to accomplish this object, in one aspect of the present invention, a semiconductor storage device comprises a plurality of flash memories which store data therein; and control means for sending a first instruction of writing the data to one of the flash memories, and for sending a second write instruction to another of the flash memories different from the flash memory to which the first write instruction has been sent and which is under a write operation, before the flash memory to which the first instruction has been sent becomes capable of accepting a next write instruction. [0009]
  • Each of the flash memories is slower in the data writing operation than in a data reading operation. Nevertheless, since the control means sends the write instructions to the different flash memories in succession, a large amount of continuous data can be written at high speed when the storage device is considered overall.[0010]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram of a semiconductor disk pack in an embodiment of the present invention; [0011]
  • FIG. 2 is a flowchart showing an example of a write operation according to the present invention; [0012]
  • FIG. 3 is a diagram showing a write management table for use in the present invention; [0013]
  • FIG. 4 is a flowchart showing an erase Operation according to the present invention; [0014]
  • FIG. 5 is a block diagram of a semiconductor disk pack in another embodiment of the present invention; [0015]
  • FIG. 6 is a block diagram of a semiconductor disk pack in still another embodiment of the present invention; [0016]
  • FIG. 7 is a block diagram of a semiconductor disk pack in yet another embodiment of the present invention; [0017]
  • FIGS. [0018] 8(a)-8(g) are illustrative of timing signal waveforms which are generated in writing data of one word into a flash memory according to the prior art; and
  • FIG. 9 is a flowchart showing another example of the write operation according to the present invention.[0019]
  • PREFERRED EMBODIMENTS OF THE INVENTION
  • According to the present invention, in the case of writing continuous data, the write operation is so controlled that the data are not continuously written into an identical flash memory, but that they are written into different flash memories. [0020]
  • The flash memory into which the data of one word have been written inevitably involves a latency time period or waiting time of several microsec.˜several tens microsec. before the next data are written thereinto. Therefore, in the presence of data which are to be continuously written, data of each additional word are continuously written into a different flash memory than that associated with the preceding word during the latency time period of the flash memory of the preceding word. When the latency time period of the flash memory initially subjected to the write operation has lapsed, status polling is started from the first flash memory, and the next data of one word are written into this flash memory upon acknowledging the status thereof. [0021]
  • More specifically, the status polling in an example proceeds as stated below. A processor [0022] 2 (to be explained later) receives data of 8 bits from that one of a plurality of flash memory chips in which the data of one word have been written. When bit #7 of the received data of 8 bits has a value which is a logically inverted value of the written data of this bit #7, the processor determines that the operation of writing the data into the flash memory chip has ended.
  • The status polling also serves to determine whether the flash memory chip has become defective. By way of example, when the above status indicating the end of the write operation is not acknowledged, the status polling is performed every 6 microsec. Unless the status is acknowledged after iterating the status polling 20-30 times, the chip is determined to be defective. [0023]
  • Incidentally, regarding the operation of erasing data, the status polling is utilized in order to determine completion of the erase operation when the bit #[0024] 7 of the data of 8 bits has become “O”.
  • As stated above, during the latency time period of one flash memory, data are written into a different flash memory. [0025]
  • In a semiconductor storage device which includes a plurality of flash memories and which is used for writing continuous data of a plurality of words, the write operation which is of low speed in each flash memory can be quickened for the whole device in accordance with the present invention. More specifically, in a semiconductor disk pack which includes the flash memories, continuous data of a plurality of words are written. In the case of writing continuous data, the operation of writing the data into each flash memory is slow compared with the operation of reading out data therefrom, so that a transfer rate for the whole disk pack is lowered. According to the present invention, however, the data writing speed of the whole disk pack can be increased in spite of the low writing speed of each flash memory. [0026]
  • Now, an embodiment of the present invention will be described in detail with reference to the drawings. FIG. 1 is a block diagram of a semiconductor disk pack which employs a plurality of flash memories. Numeral [0027] 1 in the figure indicates the standard bus of a personal computer or the like. The semiconductor disk pack receives and sends commands and data (via data bus 72) from and to an information processing system through the standard bus 1. The bus 1 is not specifically restricted to the type shown, but may be another bus type, such as of the SCSI (Small Computer System Interface) type or that of the local bus of the information processing system, as long as protocols conform to a system which requires an auxiliary storage device. The plurality of flash memories are shown at numeral 4. A write buffer memory 5 serves to temporarily hold data transferred through the standard bus 1. Since the data writing operation of each flash memory 4 is slow compared with the data reading operation thereof, data to-be-written that are transferred through the standard bus 1 are temporarily held in the write buffer memory 5, and the bus mastership of the standard bus 1 is released or transferred to the system side early. In the illustrated embodiment, the write buffer memory 5 is constructed of a static RAM (random access memory). However, the construction of the write buffer memory 5 is not restricted to that of a static RAM, but can be effected by any storage element capable of writing data thereinto at a speed higher than the write speed of the flash memory 4 without regard to whether such storage element is of the volatile or nonvolatile type. Moreover, the write buffer memory 5 need not always be built as a structural component in the semiconductor disk pack. That is, the write buffer memory 5 may be implemented by a part of a data storage area provided on the system side. The write buffer memory 5 has a storage capacity corresponding to a plurality of sectors in units of 512 bytes which is the sector capacity of a standard disk. A processor 2 functions to control the operation of writing data from the write buffer memory 5 into the flash memories 4, via control line CTRL., and to receive and analyze commands and statuses from the standard bus 1. A static random access memory (SRAM) 11, which is controlled by the processor 2, stores therein a conversion table for converting logical sector Nos., which are managed by the system, into physical sector Nos. of those areas of the flash memories 4 into which the data are to be written (regarding logical sector Nos. which are accessed for the first time, the processor 2 creates the conversion table). An address controller 31 generates physical addresses which are the actual addresses of the flash memories 4 and of the write buffer memory 5, and it is controlled by the processor 2. A Vpp generator circuit 6 generates a writing supply voltage Vpp for the flash memories 4, and it has its operation controlled by the processor 2. A memory address bus 71 interconnects the address controller 31, the flash memories 4 and the write buffer memory 5. A data bus 72 connects the standard bus 1 to the processor 2, flash memories 4 and write buffer memory 5.
  • In the semiconductor disk pack constructed as shown in FIG. 1, the write operation which is controlled by the processor [0028] 2 is executed as illustrated in the flow chart of FIG. 2. The processor 2 determines if a request for writing data is received from the standard bus 1 (step 21). When the write request is not received, the processor 2 advances to another process. On the other hand, when a write request has been received, the processor 2 actuates the Vpp generator circuit 6 to generate the writing supply voltage Vpp (step 22). Subsequently, the processor 2 converts the logical sector Nos., which are managed by the system and which are delivered from the standard bus 1, into the physical sector Nos. of those areas of the flash memories 4 into which data are to be written (step 23). At this time, the physical sector Nos. are determined so that the data of a plurality of sectors transferred through the standard bus 1 may be distributed among the different chips of the flash memories 4 each of which is adapted to write data in sector units. By way of example, data are assigned in sector units in such a manner that data of one sector initially transferred are assigned to chip #0 of the flash memories 4, while data of one sector subsequently transferred are assigned to chip #1 of the flash memories 4. The determined physical sector Nos. are held in a write management table illustrated in FIG. 3. The write management table exists in the address controller 31. In the illustration of FIG. 3, it is indicated that the data of 3 sectors transferred through the standard bus 1 are held in the blocks #1˜#3 of the write buffer memory 5, and that data of one sector in the blocks #1˜#3 are respectively written into the sector #3 of the chip #0, the sector #2 of the chip #1 and the sector #7 of the chip #2 of the flash memories 4.
  • After the write management table has been set, the data of the 3 sectors transferred through the standard bus [0029] 1 are received in the three areas of the blocks #1˜#3 of the write buffer memory 5 as designated by the write management table (step 24). Then, the semiconductor disk pack releases (i.e., interrupts) the right of access to the standard bus 1, so as to process the operation of writing the data into the flash memories 4 within the disk pack only.
  • Under this state, the data received in the write buffer memory [0030] 5 are written into the flash memories 4. First, the processor 2 selects management No. 0 of the write management table (step 25), whereby the physical addresses of the write buffer memory 5 and the flash memories 4 are delivered to the memory address bus 71. Thus, data of one word are read out of the block #1 of the write buffer memory 5 (step 26), a write command is written into the chip #0 of the flash memories 4 (step 27), and the data of one word read out of the write buffer memory 5 are written into sector #3 of the chip #0 of the flash memories 4 (step 28). At this time, the operation of writing the data is started within the chip #0 of the flash memory 4, but data cannot be read out and written into the chip #0 until the internal write operation ends. The processor 2 determines if there is next write data, i.e. if data exist which are to be written next into the next chip (e.g., chip #1) are existent (step 29). When data to be written next are determined to exist, they are written into another of the flash memory chips 4 during the above latency time period of the chip #0. As stated above concerning the conversion of logical sectors into the physical sectors, data of successive sectors to be written have been assigned to the different chips in sector units. Regarding the data to be written next, the processor 2 designates management No. 1 of the write management table (step 25), and data of one word read out of the block #2 of the write buffer memory 5 are written into the chip #1 of the flash memories 4 (steps 26, 27 and 28). Subsequently, management No. 2 is designated, and the data of one word read out of the block #3 of the write buffer memory 5 are written into sector #7 of the chip #2 of the flash memory 4 (steps 26, 27 and 28).
  • When data corresponding to one word have been respectively written into the chips #[0031] 0, #1 and #2 of the flash memories 4 in accordance with steps 26 to 28, and the processor 2 determines the next data is nonexistent in accordance with step 29, the management No. designated by the write management table is updated (step 30). Status polling is performed for the chip #0 of the flash memories 4 which was first subjected to the write operation (step 33), to determine if the write operation within this chip has ended. Also at this time, the processor 2 designates management No. 0 of the write management table is in the write operation, whereby status polling is performed for the chip #0 of the flash memory 4. Here, if the internal write operation of the chip #0 of the flash memory 4 has not ended, the status polling is iterated. On the other hand, if the internal write operation has ended, the counter value of the management No. of the write management table is incremented (step 34). As in the foregoing, the processor 2 determines if the next management No. exists in the write management table (step 35). Since the management No. 1 exists herein, it is designated (step 30), and the status polling is performed for the chip #1 of the flash memory 4 subjected to the data writing operation next to the chip #0 (step 33). If the write operation within the chip #1 of the flash memories 4 has ended, status polling is performed for the chip #2 of the flash memories 4 subjected to the data writing operation next to the chip #1 (step 33). When all of the chips #0˜#2 of the flash memories 4 have ended the internal write operations, that is, a condition in which it is determined that the next management No. is nonexistent (step 35), the write sequence proceeds to a step 36.
  • Here at the step [0032] 36, the processor 2 determines if the counter has reached 512 bytes. The state in which the counter has reached 512 bytes signifies that all the data have been written from the buffer memory 5 into the flash memories 4. When the counter has not yet reached 512 bytes, the write operation explained above (steps 25-35) is iterated until the operation of writing the data of 512 bytes has ended. On the other hand, when the counter has reached 512 bytes, that is, when the operation of writing all the data from the write buffer memory 5 into the flash memories 4 has ended, the processor 2 actuates the Vpp generator circuit 6 to stop the generation of the writing supply voltage Vpp (step 37).
  • As is apparent from the description of this embodiment, data of 3 sectors can be written into the flash memories in a time period which is substantially equal to the writing time period of one sector. Although the operation of writing the 3 sectors is exemplified in the embodiment, it is to be understood that the data of more sectors can be similarly written. [0033]
  • In this embodiment, the flash memories for writing the data in sector units are the separate chips. There is also a method in which 512 bytes within each sector are divided into a plurality of blocks. With this method, data to be written are allocated to different flash memories in divisional block units. By way of example, 512 bytes are divided into 16 blocks in units of 32 bytes. The blocks #[0034] 11 #16 are respectively written into the different chips of the flash memories. The divisional units of 32 bytes are not restrictive, but 512 bytes may be divided in units in which each is of a desired number of bytes, such as 16 bytes or 64 bytes.
  • In the embodiment described above, each of the flash memories has a predetermined latency time period determined by the waiting time from completion of the operation of writing the write command and the data of one word until the operation of writing the next data of one word therein begins. It is also possible to employ flash memories each of which is capable of having data written therein in page units, that is, each flash memory can have data of a plurality of words continuously written therein after a page write command is written therein and each of which has a predetermined latency time period associated with each page of data beginning from the time in which data are provided to that flash memory until the end of the operation of writing the data into the designated memory chip within that flash memory. In this case, in the same manner as in the above-described embodiment, the data of one page are written into the first one of the flash memory chips, and the data of another page are written into the second one of the flash memory chips different from the first flash memory chip within the time period which extends from the write operation of the first flash memory chip until the status polling thereof. [0035]
  • The merit of this embodiment is not restricted to the operation of writing the data into the flash memories [0036] 4, but it holds true also of the operation of erasing data. The flash memories 4 are erased in chip units, or in block units each consisting of a plurality of words. A method for the erase operation will now be explained. An address indicative of a block to be erased is designated for one of the flash memories 4, while at the same time, an erase command is written into a designated one of the flash memories 4. Thus, an erase process within the flash memories 4 is started. Then, a latency of a predetermined time period is involved until the erase process within the flash memories 4 ends. Meanwhile, the flash memories 4 under the erase process cannot be accessed except for the status polling thereof. When the end of the internal erase process has been acknowledged by the status polling upon the lapse of the predetermined time period, the operation of erasing the next data from the designated one of the flash memories 4 is begun. During the predetermined time period, an erase command is written into another of the flash memories 4 different from the flash memory 4 which is under the erase process. Thus, the plurality of flash memories 4 are erased in parallel. Accordingly, the operation speed for erasing data with respect to the whole semiconductor disk pack is increased.
  • The erase operation which the processor [0037] 2 controls in the semiconductor disk pack constructed as shown in FIG. 1, is illustrated as a flowchart in FIG. 4. Since the writing supply voltage Vpp needs to be applied also in erasing the flash memories 4, the processor 2 actuates the Vpp generator circuit 6 to generate the writing supply voltage Vpp (step 41). Subsequently, the processor 2 sets the physical sector Nos. of the flash memories 4 to-be-erased in the write management table shown in FIG. 3 (step 42). At this time, areas to-be-erased are set so as to be in different memory chips of the flash memories 4. This embodiment shall refer to a case where the erase unit of each of the flash memories 4 is one sector. After having set the sectors to-be-erased in the write management table, the processor 2 writes erase commands into the respective chips of the flash memories 4 listed in the write management table (step 44) while updating the designation of the flash memory chip in the table (step 43). Subsequently, the processor 2 determines if the next area to-be-erased exists (step 45). When all of the erase commands have been written, the processor 2 updates the designation of the flash memory chip in the table (step 46). Further, the processor 2 executes status polling from the memory chip into which the erase command has been initially written (step 47), to acknowledge if an erase process within the designated one of the flash memories 4 has ended. Subsequently, it determines whether or not the next management No. of the table exists (step 48). If the next management No. exists, the erase sequence returns to the step 46. On the other hand, when the erase processes of all the flash memories 4 have ended, the processor 2 controls the Vpp generator circuit 6 to stop the generation of the writing supply voltage Vpp (step 49).
  • The previous embodiment has referred to flash memories [0038] 4 which erase data in a sector unit. The erase unit, however, differs depending upon flash memories. Therefore, the method of setting the write management table is changed in accordance with the different erase units of the flash memories. In a case where each of the flash memories erases data in terms of chip units, only the column of the chip Nos. of the flash memories may be set in the write management table. In a case where each of the flash memories erases data in terms of plural-word units, the two columns of the chip Nos. and sector Nos. of the flash memories are set in the write management table. However, even with the flash memory which erases data in terms of plural-word units, the data are not always erased in a sector unit. In a case where the flash memory erases the data with the storage capacity of a plurality of sectors as one block, the column of the sector Nos. of the flash memories is set in the write management table, whereby a plurality of sectors are erased.
  • In the foregoing embodiment, the writing supply voltage Vpp is applied to all the flash memories [0039] 4 when it is required in the write or erase operation. There is also a method in which the writing supply voltage Vpp is applied to only the flash memory or those ones of the flash memories 4 into which data are to be written. Such an embodiment of a semiconductor disk pack is illustrated as a block diagram in FIG. 5. Numeral 61 in the figure indicates a switching circuit which selectively applies the writing supply voltage Vpp, generated from the Vpp generator circuit 6, to the flash memories 4. The switching circuit 61 has a plurality of outputs for the writing supply voltage Vpp, and the outputs can be selected under the control of the processor 2. The other components of the semiconductor disk pack, according to FIG. 5, are the same as the similarly numbered components of FIG. 1. When a write request is delivered from the standard bus 1, the processor 2 controls the Vpp generator circuit 6 to generate the writing supply voltage Vpp. Thereafter, the processor 2 converts logical sector Nos. into physical sector Nos. and holds the physical sector Nos. in the write management table shown in FIG. 3. At this time, the processor 2 applies the writing supply voltage Vpp to one or more of the flash memories 4, to have data written thereinto, by designating the corresponding outputs of the Vpp switching circuit 61. It is to be understood that the application of the writing supply voltage Vpp, based on the designation of the outputs of the Vpp switching circuit 61, is done not only in the write operation but, also, in the erase operation in which the flash memories 4 require the writing supply voltage Vpp.
  • The above embodiments are directed to flash memories [0040] 4 each of which requires, in both the write and erase operations, a writing supply voltage Vpp which is different (of greater magnitude) than the power supply voltage Vcc. However, certain flash memories suffice with a single supply voltage, that is, they do not require the writing supply voltage Vpp. A semiconductor disk pack directed to such packaged flash memories is illustrated as a block diagram in FIG. 6. The embodiment shown in FIG. 6 has the same construction as in FIG. 1 except that the Vpp generator circuit 6 is not provided. Also, it is to be understood that the steps of turning “on” and “off” the writing supply voltage Vpp are dispensed with in the flowchart of the write operation in FIG. 2 and that of the erase operation in FIG. 4, when applying the same to the embodiment of FIG. 6.
  • In the above embodiments, the chips of the flash memories [0041] 4 into which data are to be written are selected by the chip enable signal CE. There is also a method in which the selection of the flash memories 4, to have data written thereinto, is controlled by a write enable signal WE, not by the chip enable signal CE. A semiconductor disk pack based on this method is illustrated as a block diagram in FIG. 7. Numeral 32 in the figure indicates a WE selector by which the flash memories 4, to have data written thereinto, are selectively supplied with the write enable signal WE. The other components of the semiconductor disk pack, according to FIG. 7, are the same as the similarly numbered components of FIG. 1. The WE selector 32 asserts the write enable signal WE for only those ones of the flash memories 4 which are to be subjected to the write operation. The control of the write operation which is performed by the processor 2 is the same as that shown in the flowchart of FIG. 2.
  • In another type of disk pack arrangement, certain flash memories are not provided with the write enable signal WE. In case of writing data into such flash memories, the write operation is controlled by controlling the chip enable signal CE and the writing supply voltage Vpp. Even with such flash memories, the present invention can enhance the speed for both the writing of and erasing of data. [0042]
  • Another embodiment will now be described with reference to FIG. 9. [0043]
  • In the embodiment shown in FIG. 2, the status polling of only the specified flash memory chip is iterated at the step [0044] 33 until the write operation of this chip ends. In contrast, according to the embodiment shown in FIG. 9, when the status polling of one chip detects that the write operation of the chip has not ended, the status polling of another chip is executed. Thus, the write operation of the whole storage device has its speed raised as will be detailed below.
  • The flash memory needs to erase the data of a corresponding area before writing data into the area, and it inevitably repeats erase and write operations. The repetition of the erase and write operations degrades the erase and write characteristics of the flash memory, and lengthens time periods required for the erase and write operations. Moreover, the degradations of the erase and write characteristics differ depending upon the chips of the flash memories. That is, some chips are less prone to the degradations of the characteristics in spite of the repeated erase and write operations, whereas others undergo degradations comparatively early. Even in a case where the semiconductor disk pack in any of the foregoing embodiments is constructed including the plurality of flash memories whose characteristics differ in the individual chips, as stated above, the speed of the write operation of the whole pack can be enhanced according to the present invention. [0045]
  • It is supposed in the ensuing explanation that the flash memories of different characteristics coexist in the semiconductor disk pack shown in FIG. 1, and that the write operation which is controlled by the processor [0046] 2 conforms to the flowchart of FIG. 9.
  • Upon receiving a write request from the standard bus [0047] 1, the processor 2 receives data transferred through the standard bus 1, which data are temporarily held in the write buffer memory 5 (steps 21, 22, 23 and 24).
  • The data received in the write buffer memory [0048] 5 are respectively written into the chips #0, #1 and #2 of the flash memories 4 in accordance with that listed in the write management table shown in FIG. 3 (steps 25, 26, 27, 28 and 29).
  • When data of one word have been written into each of the chips #[0049] 0, #1 and #2 of the flash memories 4 (step 29), the status polling of the flash memory chip #0 initially subjected to the write operation is performed (step 331) to determine if the write operation has ended within the flash memory chip #0. Here, when the write operation within the flash memory chip #0 has not ended, a minus number is registered as the counter value of the management No. 0 in the write management table (step 341). On the other hand, when the write operation has ended, the counter value is incremented (step 34). When a minus number is registered as the counter value in the write management table, the management number can only be incremented after the minus sign is changed into plus. Likewise, the status polling is performed for the chips #1 and #2 of the flash memories 4 (steps 30, 331, 34, 341 and 35). When the status polling has been performed for all the chips of the flash memories 4 subjected to the write operations, the processor 2 then determines if additional data to be written remain (step 36). When such additional data exists, the operation of writing the data is iterated (steps 25, 26, 27, 28 and 29). At this time, when the counter value in the write management table is a minus number, it indicates the chip in which the last status polling showed that the internal write operation of that chip had not ended. Therefore, the additional data are not written into that chip.
  • The processor [0050] 2 determines if the counter has reached 512 bytes, i.e. whether additional data exists which remains to be written (step 36). When the counter has not reached 512 bytes yet or is a minus number, the write operation explained above (steps 25-35) is iterated until the operation of writing the data of 512 bytes has ended. A showing by the counter as having reached 512 bytes for a corresponding chip signifies that the series of data have been written thereinto. Accordingly, the next data can be written into this chip any time.
  • As is apparent from the description of the embodiment, even when the characteristics of the flash memories packaged in the semiconductor disk pack differ depending upon the chips, the chips of good characteristics complete the data writing operations early and can have the next data written thereinto. Therefore, in case of writing a large amount of data into the flash memories, the write operation speed corresponding to the whole disk pack is increased. [0051]
  • As understood from the above description, the present invention brings forth the effect that, even when flash memories, the write operation of which is slow as compared with the read operation thereof, are incorporated in an auxiliary storage device or the like into which a large amount of data are written, the speed of writing of data with respect to the whole device can be increased. The effect is great especially in a case where a large amount of continuous data are to be written. Moreover, a plurality of areas to be simultaneously erased can be erased at high speed. [0052]
  • Owing to the construction described above, the present invention can provide a semiconductor storage device which shortens a time period for writing data thereinto. [0053]

Claims (15)

    We claim:
  1. 1. A semiconductor storage apparatus to be coupled with a system bus to receive a write request accompanied with first and second blocks of data, comprising;
    a plurality of nonvolatile semiconductor memories which store said first and second blocks of data therein; and
    a control means to be coupled with said system bus, and coupled with said plurality of nonvolatile semiconductor memories,
    wherein said control means sends a first erase command to one of said plurality of nonvolatile semiconductor memories to initiate a first internal erase operation of data within said one of said plurality of nonvolatile semiconductor memories, and
    wherein, after said first erase command has been sent, said control means sends a second erase command to another of said plurality of nonvolatile semiconductor memories, different from said one of said plurality of nonvolatile semiconductor memories to which said first erase command was sent and which is under said first internal erase operation, to initiate a second internal erase operation of data within said other of said plurality of nonvolatile semiconductor memories.
  2. 2. A semiconductor storage apparatus according to claim 1, farther comprising:
    a buffer memory, coupled commonly with said plurality of nonvolatile semiconductor memories, which holds said first and second blocks of data as write data to be written into said plurality of nonvolatile semiconductor memories,
    wherein said control means responds to said write request, carries out read operations of said first and second blocks of data as said write data from said buffer memory and carries out write operations of said first and second blocks of data as said write data read out from said buffer memory into said plurality of nonvolatile semiconductor memories, wherein said write operations into said plurality of nonvolatile semiconductor memories are controlled by sending a first write command from said control means to one of said plurality of nonvolatile semiconductor memories and by sending a second write command from said control means to another of said plurality of nonvolatile semiconductor memories different from said one to which said first write command has been sent and which is under a write operation responsive to said first write command.
  3. 3. A semiconductor storage apparatus according to claim 1, wherein each of said plurality of nonvolatile semiconductor memories is comprised of a flash memory semiconductor chip.
  4. 4. A semiconductor storage apparatus according to claim 2, wherein each of said plurality of nonvolatile semiconductor memories is comprised of a flash memory semiconductor chip.
  5. 5. A semiconductor storage apparatus according to claim 2, wherein said buffer memory has a storage memory capacity corresponding to a plurality of sectors in units of 512 bytes which is a sector capacity of a standard disk.
  6. 6. A semiconductor storage apparatus according to claim 1, wherein said control means includes a processor.
  7. 7. A semiconductor storage apparatus according to claim 2, wherein said control means includes a processor
  8. 8. A semiconductor storage apparatus according to claim 1, wherein said control means further includes an address controller.
  9. 9. A semiconductor storage apparatus according to claim 2, wherein said control means further includes an address controller,
  10. 10. A semiconductor storage apparatus according to claim 1, wherein each of said plurality of nonvolatile semiconductor memories is comprised of a flash memory semiconductor chip, and wherein said buffer memory has a storage memory capacity corresponding to a plurality of sectors in units of 512 bytes which is a sector capacity of a standard disk.
  11. 11. A semiconductor storage apparatus according to claim 2,
    wherein each of said plurality of nonvolatile semiconductor memories is comprised of a flash memory semiconductor chip, and
    wherein said buffer memory has a storage memory capacity corresponding to a plurality of sectors in units of 512 byte which is a sector capacity of a standard disk.
  12. 12. A semiconductor storage apparatus according to claim 10, wherein said control means includes a processor.
  13. 13. A semiconductor storage apparatus according to claim 11, wherein said control means includes a processor.
  14. 14. A semiconductor storage apparatus according to claim 10, wherein said control means further includes an address controller.
  15. 15. A semiconductor storage apparatus according to claim 11, wherein said control means further includes an address controller.
US10784995 1992-06-22 2004-02-25 Semiconductor storage apparatus in which different erase commands are sequentially sent to a plurality of nonvolatile semiconductor memories Abandoned US20040167653A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP16307492A JP3328321B2 (en) 1992-06-22 1992-06-22 A semiconductor memory device
JP4-163074 1992-06-22
US08079550 US5530828A (en) 1992-06-22 1993-06-22 Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories
US08669914 US5809515A (en) 1992-06-22 1996-06-25 Semiconductor storage device in which instructions are sequentially fed to a plurality of flash memories to continuously write and erase data
US09006486 US6145050A (en) 1992-06-22 1998-01-13 Semiconductor disk storage apparatus including a write buffer memory in which instructions are sequentially fed to a plurality of flash memories to continuously write sectors of data in an overlapped manner into the flash memories
US09706843 US6457092B1 (en) 1992-06-22 2000-11-07 Semiconductor disk storage apparatus including a plurality of flash memories and a buffer memory to continuously write data responsive to first and second write commands
US09879960 US6549974B2 (en) 1992-06-22 2001-06-14 Semiconductor storage apparatus including a controller for sending first and second write commands to different nonvolatile memories in a parallel or time overlapped manner
US10387478 US6728826B2 (en) 1992-06-22 2003-03-14 Semiconductor storage device in which commands are sequentially fed to a plurality of flash memories to continuously write data
US10784995 US20040167653A1 (en) 1992-06-22 2004-02-25 Semiconductor storage apparatus in which different erase commands are sequentially sent to a plurality of nonvolatile semiconductor memories

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10784995 US20040167653A1 (en) 1992-06-22 2004-02-25 Semiconductor storage apparatus in which different erase commands are sequentially sent to a plurality of nonvolatile semiconductor memories
US12466907 US8001319B2 (en) 1992-06-22 2009-05-15 Semiconductor storage device
US13210831 US20120011307A1 (en) 1992-06-22 2011-08-16 Semiconductor storage device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10387478 Continuation US6728826B2 (en) 1992-06-22 2003-03-14 Semiconductor storage device in which commands are sequentially fed to a plurality of flash memories to continuously write data

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12466907 Continuation US8001319B2 (en) 1992-06-22 2009-05-15 Semiconductor storage device

Publications (1)

Publication Number Publication Date
US20040167653A1 true true US20040167653A1 (en) 2004-08-26

Family

ID=27473851

Family Applications (5)

Application Number Title Priority Date Filing Date
US09879960 Expired - Lifetime US6549974B2 (en) 1992-06-22 2001-06-14 Semiconductor storage apparatus including a controller for sending first and second write commands to different nonvolatile memories in a parallel or time overlapped manner
US10387478 Expired - Fee Related US6728826B2 (en) 1992-06-22 2003-03-14 Semiconductor storage device in which commands are sequentially fed to a plurality of flash memories to continuously write data
US10784995 Abandoned US20040167653A1 (en) 1992-06-22 2004-02-25 Semiconductor storage apparatus in which different erase commands are sequentially sent to a plurality of nonvolatile semiconductor memories
US12466907 Expired - Fee Related US8001319B2 (en) 1992-06-22 2009-05-15 Semiconductor storage device
US13210831 Abandoned US20120011307A1 (en) 1992-06-22 2011-08-16 Semiconductor storage device

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09879960 Expired - Lifetime US6549974B2 (en) 1992-06-22 2001-06-14 Semiconductor storage apparatus including a controller for sending first and second write commands to different nonvolatile memories in a parallel or time overlapped manner
US10387478 Expired - Fee Related US6728826B2 (en) 1992-06-22 2003-03-14 Semiconductor storage device in which commands are sequentially fed to a plurality of flash memories to continuously write data

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12466907 Expired - Fee Related US8001319B2 (en) 1992-06-22 2009-05-15 Semiconductor storage device
US13210831 Abandoned US20120011307A1 (en) 1992-06-22 2011-08-16 Semiconductor storage device

Country Status (1)

Country Link
US (5) US6549974B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006038068A1 (en) * 2004-10-07 2006-04-13 Nokia Corporation Method for improving programming speed in memory devices
US20090228643A1 (en) * 1992-06-22 2009-09-10 Kenichi Kaki Semiconductor storage device
US20130238840A1 (en) * 2012-03-07 2013-09-12 Medtronic, Inc. Memory array with flash and random access memory and method therefor

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7002700B1 (en) 2000-09-14 2006-02-21 Electronics For Imaging, Inc. Method and system for merging scan files into a color workflow
US6948026B2 (en) * 2001-08-24 2005-09-20 Micron Technology, Inc. Erase block management
JP3979486B2 (en) * 2001-09-12 2007-09-19 株式会社ルネサステクノロジ Nonvolatile memory device and a data storage method
US7301961B1 (en) 2001-12-27 2007-11-27 Cypress Semiconductor Corportion Method and apparatus for configuring signal lines according to idle codes
US6879523B1 (en) * 2001-12-27 2005-04-12 Cypress Semiconductor Corporation Random access memory (RAM) method of operation and device for search engine systems
JP2004062851A (en) * 2002-07-24 2004-02-26 C-One Technology Corp Storage system for directly and redundantly writable nonvolatile memory without needing use of redundant field, and writing method therefor
US7417961B2 (en) * 2003-12-09 2008-08-26 Cisco Technology, Inc. Methods and apparatus for implementing a speed sensitive mobile router
JP2006004079A (en) * 2004-06-16 2006-01-05 Sony Corp Storage device
JP4768237B2 (en) * 2004-06-25 2011-09-07 株式会社東芝 Control method of the mobile electronic device and a portable electronic device
US7502256B2 (en) * 2004-11-30 2009-03-10 Siliconsystems, Inc. Systems and methods for reducing unauthorized data recovery from solid-state storage devices
US8122193B2 (en) * 2004-12-21 2012-02-21 Samsung Electronics Co., Ltd. Storage device and user device including the same
KR100578143B1 (en) * 2004-12-21 2006-05-02 삼성전자주식회사 Storage system with scheme capable of invalidating data stored in buffer memory and computing system including the same
US20060230455A1 (en) * 2005-04-12 2006-10-12 Yuan-Chang Lo Apparatus and methods for file system with write buffer to protect against malware
JP4933861B2 (en) 2005-09-22 2012-05-16 株式会社日立製作所 Storage control device, a data management system and a data management method
US7568075B2 (en) * 2005-09-22 2009-07-28 Hitachi, Ltd. Apparatus, system and method for making endurance of storage media
KR101002978B1 (en) * 2005-12-09 2010-12-22 샌디스크 아이엘 엘티디 Method for flash­memory management
EP1850347A1 (en) * 2006-04-28 2007-10-31 Deutsche Thomson-Brandt Gmbh Method and device for writing to a flash memory
JP2008112285A (en) * 2006-10-30 2008-05-15 Toshiba Corp Non-volatile memory system
CN101617371B (en) 2007-02-16 2014-03-26 莫塞德技术公司 Non-volatile semiconductor memory having multiple external power supplies
US8732386B2 (en) 2008-03-20 2014-05-20 Sandisk Enterprise IP LLC. Sharing data fabric for coherent-distributed caching of multi-node shared-distributed flash memory
US7975109B2 (en) 2007-05-30 2011-07-05 Schooner Information Technology, Inc. System including a fine-grained memory and a less-fine-grained memory
US8229945B2 (en) 2008-03-20 2012-07-24 Schooner Information Technology, Inc. Scalable database management software on a cluster of nodes using a shared-distributed flash memory
CN101539771B (en) * 2008-03-21 2012-09-19 鸿富锦精密工业(深圳)有限公司 System for main device to automatically address auxiliary device
US8166368B2 (en) * 2009-02-24 2012-04-24 International Business Machines Corporation Writing a special symbol to a memory to indicate the absence of a data signal
US8023345B2 (en) * 2009-02-24 2011-09-20 International Business Machines Corporation Iteratively writing contents to memory locations using a statistical model
US8271854B2 (en) * 2009-03-03 2012-09-18 Wistron Corp. Embedded electronic device and method for storing data
US8341338B2 (en) * 2009-05-06 2012-12-25 Samsung Electronics Co., Ltd. Data storage device and related method of operation
US20110258372A1 (en) * 2009-07-29 2011-10-20 Panasonic Corporation Memory device, host device, and memory system
US8386739B2 (en) * 2009-09-28 2013-02-26 International Business Machines Corporation Writing to memory using shared address buses
US8230276B2 (en) * 2009-09-28 2012-07-24 International Business Machines Corporation Writing to memory using adaptive write techniques
EP2330499A1 (en) * 2009-12-04 2011-06-08 Incard SA Integrated circuit card and corresponding programming process
US8463985B2 (en) 2010-03-31 2013-06-11 International Business Machines Corporation Constrained coding to reduce floating gate coupling in non-volatile memories
US9164554B2 (en) 2010-04-12 2015-10-20 Sandisk Enterprise Ip Llc Non-volatile solid-state storage system supporting high bandwidth and random access
US8725951B2 (en) 2010-04-12 2014-05-13 Sandisk Enterprise Ip Llc Efficient flash memory-based object store
US8868487B2 (en) 2010-04-12 2014-10-21 Sandisk Enterprise Ip Llc Event processing in a flash memory-based object store
US9047351B2 (en) 2010-04-12 2015-06-02 Sandisk Enterprise Ip Llc Cluster of processing nodes with distributed global flash memory using commodity server technology
US8694733B2 (en) 2011-01-03 2014-04-08 Sandisk Enterprise Ip Llc Slave consistency in a synchronous replication environment
US8856593B2 (en) 2010-04-12 2014-10-07 Sandisk Enterprise Ip Llc Failure recovery using consensus replication in a distributed flash memory system
US8666939B2 (en) 2010-06-28 2014-03-04 Sandisk Enterprise Ip Llc Approaches for the replication of write sets
US8874515B2 (en) 2011-04-11 2014-10-28 Sandisk Enterprise Ip Llc Low level object version tracking using non-volatile memory write generations
US20120278819A1 (en) * 2011-04-26 2012-11-01 Byungcheol Cho Polling-driven device driver interface
US9176670B2 (en) * 2011-04-26 2015-11-03 Taejin Info Tech Co., Ltd. System architecture based on asymmetric raid storage
US20120278527A1 (en) * 2011-04-26 2012-11-01 Byungcheol Cho System architecture based on hybrid raid storage
US20120278550A1 (en) * 2011-04-26 2012-11-01 Byungcheol Cho System architecture based on raid controller collaboration
US8918595B2 (en) 2011-04-28 2014-12-23 Seagate Technology Llc Enforcing system intentions during memory scheduling
US9135064B2 (en) 2012-03-07 2015-09-15 Sandisk Enterprise Ip Llc Fine grained adaptive throttling of background processes
US8874828B2 (en) * 2012-05-02 2014-10-28 Apple Inc. Systems and methods for providing early hinting to nonvolatile memory charge pumps
US8966205B1 (en) 2012-05-10 2015-02-24 Western Digital Technologies, Inc. System data management using garbage collection and hybrid self mapping
US8984247B1 (en) * 2012-05-10 2015-03-17 Western Digital Technologies, Inc. Storing and reconstructing mapping table data in a data storage system
US9977612B1 (en) 2012-05-11 2018-05-22 Western Digital Technologies, Inc. System data management using garbage collection and logs
US9170932B1 (en) 2012-05-22 2015-10-27 Western Digital Technologies, Inc. System data storage mechanism providing coherency and segmented data loading

Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4563752A (en) * 1982-06-11 1986-01-07 U.S. Philips Corporation Series/parallel/series shift register memory comprising redundant parallel-connected storage registers, and display apparatus comprising a picture memory thus organized
US4803554A (en) * 1987-09-30 1989-02-07 Polaroid Corporation Electronic imaging camera utilizing EPROM memory
US4899272A (en) * 1987-10-23 1990-02-06 Chips & Technologies, Inc. Addressing multiple types of memory devices
US4924375A (en) * 1987-10-23 1990-05-08 Chips And Technologies, Inc. Page interleaved memory access
US5043940A (en) * 1988-06-08 1991-08-27 Eliyahou Harari Flash EEPROM memory systems having multistate storage cells
US5053990A (en) * 1988-02-17 1991-10-01 Intel Corporation Program/erase selection for flash memory
US5065364A (en) * 1989-09-15 1991-11-12 Intel Corporation Apparatus for providing block erasing in a flash EPROM
US5222046A (en) * 1988-02-17 1993-06-22 Intel Corporation Processor controlled command port architecture for flash memory
US5245572A (en) * 1991-07-30 1993-09-14 Intel Corporation Floating gate nonvolatile memory with reading while writing capability
US5263003A (en) * 1991-11-12 1993-11-16 Allen-Bradley Company, Inc. Flash memory circuit and method of operation
US5267218A (en) * 1992-03-31 1993-11-30 Intel Corporation Nonvolatile memory card with a single power supply input
US5268870A (en) * 1988-06-08 1993-12-07 Eliyahou Harari Flash EEPROM system and intelligent programming and erasing methods therefor
US5280447A (en) * 1992-06-19 1994-01-18 Intel Corporation Floating gate nonvolatile memory with configurable erasure blocks
US5295255A (en) * 1991-02-22 1994-03-15 Electronic Professional Services, Inc. Method and apparatus for programming a solid state processor with overleaved array memory modules
US5297148A (en) * 1989-04-13 1994-03-22 Sundisk Corporation Flash eeprom system
US5341489A (en) * 1992-04-14 1994-08-23 Eastman Kodak Company Memory card with programmable interleaving
US5341339A (en) * 1992-10-30 1994-08-23 Intel Corporation Method for wear leveling in a flash EEPROM memory
US5359569A (en) * 1991-10-29 1994-10-25 Hitachi Ltd. Semiconductor memory
US5386539A (en) * 1990-09-28 1995-01-31 Fuji Photo Film Co., Ltd. IC memory card comprising an EEPROM with data and address buffering for controlling the writing/reading of data to EEPROM
US5388248A (en) * 1992-03-31 1995-02-07 Intel Corporation Flash memory card including plural flash memories and circuitry for selectively outputting ready/busy signals in different operating modes
US5437020A (en) * 1992-10-03 1995-07-25 Intel Corporation Method and circuitry for detecting lost sectors of data in a solid state memory disk
US5530828A (en) * 1992-06-22 1996-06-25 Hitachi, Ltd. Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories
US5542076A (en) * 1991-06-14 1996-07-30 Digital Equipment Corporation Method and apparatus for adaptive interrupt servicing in data processing system
US5544356A (en) * 1990-12-31 1996-08-06 Intel Corporation Block-erasable non-volatile semiconductor memory which tracks and stores the total number of write/erase cycles for each block
US5664145A (en) * 1991-02-19 1997-09-02 International Business Machines Corporation Apparatus and method for transferring data in a data storage subsystems wherein a multi-sector data transfer order is executed while a subsequent order is issued
US5663901A (en) * 1991-04-11 1997-09-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US5689676A (en) * 1988-04-28 1997-11-18 Sony Corporation Sequential EEPROM writing apparatus which sequentially and repetitively replaces a head position pointer with a last position pointer
US5724544A (en) * 1991-02-18 1998-03-03 Fuji Photo Film Company, Limited IC memory card utilizing dual eeproms for image and management data
US6034897A (en) * 1999-04-01 2000-03-07 Lexar Media, Inc. Space management for managing high capacity nonvolatile memory
US6826113B2 (en) * 2003-03-27 2004-11-30 International Business Machines Corporation Synchronous dynamic random access memory device having memory command cancel function

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4660106A (en) * 1980-09-24 1987-04-21 Quantum Corporation Data transducer position control system for rotating disk data storage equipment
DE3200872C2 (en) 1982-01-14 1990-07-26 Sartorius Gmbh, 3400 Goettingen, De
JP3099046B2 (en) 1985-08-09 2000-10-16 株式会社日立製作所 Non-volatile storage device
JPS63288384A (en) 1987-05-20 1988-11-25 Matsushita Electric Ind Co Ltd Memory card
JPH01235075A (en) 1988-03-14 1989-09-20 Fuji Xerox Co Ltd Disk memory controller
US5198380A (en) * 1988-06-08 1993-03-30 Sundisk Corporation Method of highly compact EPROM and flash EEPROM devices
JPH0237443A (en) 1988-07-27 1990-02-07 Nec Corp Main storage management system for electronic computer system
JP2750704B2 (en) 1988-08-29 1998-05-13 日立マクセル株式会社 Ic card information writing method and ic card
JPH0263389A (en) 1988-08-30 1990-03-02 Fujitsu General Ltd Teletext receiver with removable memory expansion card
JPH02114313A (en) 1988-10-24 1990-04-26 Advantest Corp High speed external storage device
JPH0748772B2 (en) 1988-11-30 1995-05-24 日本電気株式会社 Incoming regulation method in Isdn terminal
JPH02189790A (en) 1989-01-18 1990-07-25 Mitsubishi Electric Corp Dynamic semiconductor memory
JP2654596B2 (en) 1989-02-06 1997-09-17 日立超エル・エス・アイエンジニアリング株式会社 Non-volatile storage device
US5172338B1 (en) * 1989-04-13 1997-07-08 Sandisk Corp Multi-state eeprom read and write circuits and techniques
JPH02304614A (en) 1989-05-19 1990-12-18 Nippon Telegr & Teleph Corp <Ntt> Peripheral equipment access system
JPH0325798A (en) 1989-06-23 1991-02-04 Ricoh Co Ltd Storage device using eeprom
JPH0330034A (en) 1989-06-28 1991-02-08 Hitachi Ltd Optical disk file managing method
JPH03252993A (en) 1990-03-01 1991-11-12 Fuji Electric Co Ltd Information writing device for e2prom
JPH03283094A (en) 1990-03-29 1991-12-13 Nec Corp Semiconductor memory
JP2673462B2 (en) 1990-05-15 1997-11-05 住友重機械工業株式会社 Contactless stirrer
JPH0433029A (en) 1990-05-24 1992-02-04 Matsushita Electric Ind Co Ltd Memory device and driving method thereof
JPH0457295A (en) 1990-06-22 1992-02-25 Nec Corp Electrically writable/erasable memory circuit
JPH0484216A (en) 1990-07-26 1992-03-17 Toshiba Corp Data erasing method for semiconductor disk device
JP2584120B2 (en) 1990-09-28 1997-02-19 富士写真フイルム株式会社 Data recording method and a memory card system in the memory card
JPH04163074A (en) 1990-10-25 1992-06-08 Tokyo Electric Co Ltd Dot printer
GB2251323B (en) 1990-12-31 1994-10-12 Intel Corp Disk emulation for a non-volatile semiconductor memory
JP3137993B2 (en) 1991-01-16 2001-02-26 富士通ヴィエルエスアイ株式会社 Nonvolatile semiconductor memory device
US5218569A (en) * 1991-02-08 1993-06-08 Banks Gerald J Electrically alterable non-volatile memory with n-bits per memory cell
US5504760A (en) * 1991-03-15 1996-04-02 Sandisk Corporation Mixed data encoding EEPROM system
US5270979A (en) * 1991-03-15 1993-12-14 Sundisk Corporation Method for optimum erasing of EEPROM
US5396468A (en) * 1991-03-15 1995-03-07 Sundisk Corporation Streamlined write operation for EEPROM system
FR2675287B1 (en) 1991-04-15 1993-06-18 Bull Sa Circuit coupler and its use in a card and method.
JP2582487B2 (en) 1991-07-12 1997-02-19 インターナショナル・ビジネス・マシーンズ・コーポレイション External storage system and its control method using the semiconductor memory
JP2549034B2 (en) 1991-07-22 1996-10-30 株式会社メルコ Storage device
US5430859A (en) * 1991-07-26 1995-07-04 Sundisk Corporation Solid state memory system including plural memory chips and a serialized bus
US5438573A (en) * 1991-09-13 1995-08-01 Sundisk Corporation Flash EEPROM array data and header file structure
US6230233B1 (en) * 1991-09-13 2001-05-08 Sandisk Corporation Wear leveling techniques for flash EEPROM systems
US5778418A (en) * 1991-09-27 1998-07-07 Sandisk Corporation Mass computer storage system having both solid state and rotating disk types of memory
JP3231832B2 (en) 1991-11-26 2001-11-26 株式会社日立製作所 Semiconductor disk in which the flash memory and the storage medium
US5297029A (en) * 1991-12-19 1994-03-22 Kabushiki Kaisha Toshiba Semiconductor memory device
JPH05242688A (en) 1992-02-27 1993-09-21 Hitachi Ltd Recording and reproducing device employing flash eeprom
JPH05324000A (en) 1992-05-15 1993-12-07 Sharp Corp Audio recorder using semiconductor memory
US5532962A (en) * 1992-05-20 1996-07-02 Sandisk Corporation Soft errors handling in EEPROM devices
US6549974B2 (en) * 1992-06-22 2003-04-15 Hitachi, Ltd. Semiconductor storage apparatus including a controller for sending first and second write commands to different nonvolatile memories in a parallel or time overlapped manner
US5315541A (en) * 1992-07-24 1994-05-24 Sundisk Corporation Segmented column memory array
US5428621A (en) * 1992-09-21 1995-06-27 Sundisk Corporation Latent defect handling in EEPROM devices
US5519843A (en) * 1993-03-15 1996-05-21 M-Systems Flash memory system providing both BIOS and user storage capability
JP4158934B2 (en) 2005-08-08 2008-10-01 ソリッド ステート ストレージ ソリューションズ エルエルシー Semiconductor storage medium
JP4382131B2 (en) 2008-01-10 2009-12-09 ソリッド ステート ストレージ ソリューションズ エルエルシー Semiconductor disk device

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4563752A (en) * 1982-06-11 1986-01-07 U.S. Philips Corporation Series/parallel/series shift register memory comprising redundant parallel-connected storage registers, and display apparatus comprising a picture memory thus organized
US4803554A (en) * 1987-09-30 1989-02-07 Polaroid Corporation Electronic imaging camera utilizing EPROM memory
US4924375A (en) * 1987-10-23 1990-05-08 Chips And Technologies, Inc. Page interleaved memory access
US4899272A (en) * 1987-10-23 1990-02-06 Chips & Technologies, Inc. Addressing multiple types of memory devices
US5053990A (en) * 1988-02-17 1991-10-01 Intel Corporation Program/erase selection for flash memory
US5222046A (en) * 1988-02-17 1993-06-22 Intel Corporation Processor controlled command port architecture for flash memory
US5689676A (en) * 1988-04-28 1997-11-18 Sony Corporation Sequential EEPROM writing apparatus which sequentially and repetitively replaces a head position pointer with a last position pointer
US5268870A (en) * 1988-06-08 1993-12-07 Eliyahou Harari Flash EEPROM system and intelligent programming and erasing methods therefor
US5043940A (en) * 1988-06-08 1991-08-27 Eliyahou Harari Flash EEPROM memory systems having multistate storage cells
US5418752A (en) * 1989-04-13 1995-05-23 Sundisk Corporation Flash EEPROM system with erase sector select
US5297148A (en) * 1989-04-13 1994-03-22 Sundisk Corporation Flash eeprom system
US5602987A (en) * 1989-04-13 1997-02-11 Sandisk Corporation Flash EEprom system
US5065364A (en) * 1989-09-15 1991-11-12 Intel Corporation Apparatus for providing block erasing in a flash EPROM
US5386539A (en) * 1990-09-28 1995-01-31 Fuji Photo Film Co., Ltd. IC memory card comprising an EEPROM with data and address buffering for controlling the writing/reading of data to EEPROM
US5544356A (en) * 1990-12-31 1996-08-06 Intel Corporation Block-erasable non-volatile semiconductor memory which tracks and stores the total number of write/erase cycles for each block
US5724544A (en) * 1991-02-18 1998-03-03 Fuji Photo Film Company, Limited IC memory card utilizing dual eeproms for image and management data
US5664145A (en) * 1991-02-19 1997-09-02 International Business Machines Corporation Apparatus and method for transferring data in a data storage subsystems wherein a multi-sector data transfer order is executed while a subsequent order is issued
US5295255A (en) * 1991-02-22 1994-03-15 Electronic Professional Services, Inc. Method and apparatus for programming a solid state processor with overleaved array memory modules
US5663901A (en) * 1991-04-11 1997-09-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
US5542076A (en) * 1991-06-14 1996-07-30 Digital Equipment Corporation Method and apparatus for adaptive interrupt servicing in data processing system
US5245572A (en) * 1991-07-30 1993-09-14 Intel Corporation Floating gate nonvolatile memory with reading while writing capability
US5359569A (en) * 1991-10-29 1994-10-25 Hitachi Ltd. Semiconductor memory
US5263003A (en) * 1991-11-12 1993-11-16 Allen-Bradley Company, Inc. Flash memory circuit and method of operation
US5388248A (en) * 1992-03-31 1995-02-07 Intel Corporation Flash memory card including plural flash memories and circuitry for selectively outputting ready/busy signals in different operating modes
US5267218A (en) * 1992-03-31 1993-11-30 Intel Corporation Nonvolatile memory card with a single power supply input
US5341489A (en) * 1992-04-14 1994-08-23 Eastman Kodak Company Memory card with programmable interleaving
US5280447A (en) * 1992-06-19 1994-01-18 Intel Corporation Floating gate nonvolatile memory with configurable erasure blocks
US5530828A (en) * 1992-06-22 1996-06-25 Hitachi, Ltd. Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories
US6145050A (en) * 1992-06-22 2000-11-07 Hitachi, Ltd. Semiconductor disk storage apparatus including a write buffer memory in which instructions are sequentially fed to a plurality of flash memories to continuously write sectors of data in an overlapped manner into the flash memories
US5437020A (en) * 1992-10-03 1995-07-25 Intel Corporation Method and circuitry for detecting lost sectors of data in a solid state memory disk
US5341339A (en) * 1992-10-30 1994-08-23 Intel Corporation Method for wear leveling in a flash EEPROM memory
US6034897A (en) * 1999-04-01 2000-03-07 Lexar Media, Inc. Space management for managing high capacity nonvolatile memory
US6826113B2 (en) * 2003-03-27 2004-11-30 International Business Machines Corporation Synchronous dynamic random access memory device having memory command cancel function

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090228643A1 (en) * 1992-06-22 2009-09-10 Kenichi Kaki Semiconductor storage device
US8001319B2 (en) 1992-06-22 2011-08-16 Solid State Storage Solutions, Inc. Semiconductor storage device
WO2006038068A1 (en) * 2004-10-07 2006-04-13 Nokia Corporation Method for improving programming speed in memory devices
US20060077711A1 (en) * 2004-10-07 2006-04-13 Nokia Corporation Method for improving programming speed in memory devices
US7466588B2 (en) 2004-10-07 2008-12-16 Nokia Corporation Method for improving programming speed in memory devices
US20130238840A1 (en) * 2012-03-07 2013-09-12 Medtronic, Inc. Memory array with flash and random access memory and method therefor

Also Published As

Publication number Publication date Type
US8001319B2 (en) 2011-08-16 grant
US6728826B2 (en) 2004-04-27 grant
US20120011307A1 (en) 2012-01-12 application
US6549974B2 (en) 2003-04-15 grant
US20030149832A1 (en) 2003-08-07 application
US20090228643A1 (en) 2009-09-10 application
US20010029565A1 (en) 2001-10-11 application

Similar Documents

Publication Publication Date Title
US6456517B2 (en) System having memory devices operable in a common interface
US6678785B2 (en) Flash management system using only sequential write
US5822251A (en) Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllers
US6076137A (en) Method and apparatus for storing location identification information within non-volatile memory devices
US6751155B2 (en) Non-volatile memory control
US5359569A (en) Semiconductor memory
US5544312A (en) Method of detecting loss of power during block erasure and while writing sector data to a solid state disk
US5303201A (en) Semiconductor memory and semiconductor memory board using the same
US7193899B2 (en) Erase block data splitting
US5438573A (en) Flash EEPROM array data and header file structure
US6252800B1 (en) Semiconductor memory device
EP0392895A2 (en) Flash EEprom system
US7024514B2 (en) Memory controller, flash memory system employing memory controller and method for controlling flash memory device
US5864568A (en) Semiconductor memory device for mass storage block access applications
US6266282B1 (en) Write method of synchronous flash memory device sharing a system bus with a synchronous random access memory device
US20030028704A1 (en) Memory controller, flash memory system having memory controller and method for controlling flash memory device
US5353427A (en) Semiconductor memory device for simple cache system with selective coupling of bit line pairs
US5862099A (en) Non-volatile programmable memory having a buffering capability and method of operation thereof
US20010038554A1 (en) Semiconductor memory device and restoration method therefor
US5357475A (en) Method for detaching sectors in a flash EEPROM memory array
US5724592A (en) Method and apparatus for managing active power consumption in a microprocessor controlled storage device
US6388919B2 (en) Memory controller for flash memory system and method for writing data to flash memory device
US6260104B1 (en) Multiplexing of trim outputs on a trim bus to reduce die size
US5305276A (en) Non-volatile IC memory
US6529416B2 (en) Parallel erase operations in memory systems

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:020645/0791

Effective date: 20070723

Owner name: SOLID STATE STORAGE SOLUTIONS, LLC, WISCONSIN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:020654/0112

Effective date: 20070808

Owner name: SOLID STATE STORAGE SOLUTIONS, LLC,WISCONSIN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:020654/0112

Effective date: 20070808

AS Assignment

Owner name: ACACIA RESEARCH GROUP LLC, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SOLID STATE STORAGE SOLUTIONS, INC.;REEL/FRAME:040886/0619

Effective date: 20151228

AS Assignment

Owner name: EMERGENCE MEMORY SOLUTIONS LLC, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACACIA RESEARCH GROUP LLC;REEL/FRAME:041176/0010

Effective date: 20161212