Connect public, paid and private patent data with Google Patents Public Datasets

Method of forming a connecting conductor and wirings of a semiconductor chip

Download PDF

Info

Publication number
US20040154163A1
US20040154163A1 US10771451 US77145104A US20040154163A1 US 20040154163 A1 US20040154163 A1 US 20040154163A1 US 10771451 US10771451 US 10771451 US 77145104 A US77145104 A US 77145104A US 20040154163 A1 US20040154163 A1 US 20040154163A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
semiconductor
layer
chip
formed
insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10771451
Inventor
Shinichi Miyazaki
Hirokazu Honda
Kenji Ooyachi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009Pre-treatment of the connector or the bonding area
    • H01L2224/8203Reshaping, e.g. forming vias
    • H01L2224/82047Reshaping, e.g. forming vias by mechanical means, e.g. severing, pressing, stamping
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1058Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49165Manufacturing circuit on or in base by forming conductive walled aperture in base

Abstract

A resist post is formed on a connection pad of a semiconductor chip, and the semiconductor chip and the resist post are covered by a heat resistant insulating layer. A surface of the insulating layer is next polished by CMP or the like, thus an upper surface of the resist post being exposed. The exposed resist post is then removed by developing processing or the like, thus forming a through hole. A conductor is then embedded in the through hole by plating, thus forming a connecting conductor, and wirings are formed. A method of forming the connecting conductor does not impart damage to the semiconductor chip.

Description

    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to a method of forming a connecting conductor and wirings of a semiconductor chip. In particular, the present invention relates to a method of forming a connecting conductor connected to a connection pad and is suitable for a semiconductor chip mounted on a build-up multi-layer substrate, and to a method of forming wirings connected to the connecting conductor.
  • [0003]
    2. Description of the Related Art
  • [0004]
    Recent development of performance and miniaturization of IC chips require to increase a wiring density of a substrate on which an IC chip is mounted, and a number of pins provided to the substrate or the IC chip. A build-up multi-layer substrate can be given as an example of a present-day high density mounting substrate, which is practically used. An epoxy resin layer is formed on a glass epoxy substrate that serves as a core substrate, and holes are formed in the resin layer by laser processing or photoetching in the build-up multi-layer substrate. An conductive pattern or a via conductor is then formed on the epoxy resin layer by using a copper plating, and multiple layers are subsequently formed by repeating the same processes over and over, completing the build-up multi-layer substrate. The build-up multi-layer substrate is electrically connected to a semiconductor chip to form a semiconductor device. Such a semiconductor device that is described above is also disclosed in U.S. Pat. No. 5,111,278.
  • [0005]
    According to a technique disclosed in JP 2001-15650 A, for example, an insulating resin layer is formed on a semiconductor chip. Solder bumps can then be given a narrow pitch by processing holes in the insulating resin layer in which a conductive paste layer connecting pads of the build-up multi-layer substrate and pads of the semiconductor chip is formed.
  • [0006]
    In this manufacturing method, the holes are formed by irradiating a laser beam on the insulating resin layer on the connection pads, after sealing the semiconductor chip with the insulating resin. Such a laser processing, however, can cause a damage in the semiconductor chip. Furthermore, the laser processing cannot contribute to making the semiconductor chip smaller, or to giving the connection pads on the semiconductor chip with a more narrower pitch.
  • [0007]
    Further, JP 2001-15650 A also discloses a technique of forming a hole in a insulating resin layer by using chemical developing.
  • [0008]
    A strong etching material is usually used as a developer to etch an epoxy resin generally used as the insulating resin. It is, however, difficult to use a strong etching material because such a strong material causes a damage in a semiconductor chip. It is therefore extremely difficult to form holes having a high aspect ratio in the processed hole. That is, it is extremely difficult to make holes having a numeric value found by dividing the hole depth by a diameter of the largest opening portion. Accordingly, the hole forming process by using a chemical development on an epoxy resin that is on a semiconductor chip cannot contribute to giving the connection pads on the semiconductor chip a more narrower pitch.
  • [0009]
    Furthermore, JP 11-233678 A discloses a method of forming a hole for connecting pads of a semiconductor chip and pads of a build-up multi-layer substrate. A photosensitive resin is formed on the semiconductor chip, and a conventional photofabrication technique is applied to the photosensitive resin, thus the holes being formed.
  • [0010]
    If a photosensitive resin is used in direct contact with the semiconductor chip, however, it is difficult to ensure reliability over a long term of use because the temperature of the semiconductor chip can reach 60? C or more during use. When considering that there is a tendency of increase in the amount of heat that is generated per unit surface area of the semiconductor chip as the chip size is made smaller and the chip is given higher functionality, this manufacturing method cannot contribute to making the semiconductor chip smaller, and cannot contribute to giving the connection pads on the semiconductor chip a more narrower pitch.
  • SUMMARY OF THE INVENTION
  • [0011]
    An object of the present invention is to prevent a semiconductor chip from receiving physical damage and chemical damage in a process of forming a through hole in order to form a connecting conductor that connects a connection pad of the semiconductor chip with wirings.
  • [0012]
    Another object of the present invention is to form a conductor with which signal interference hardly occurs between a semiconductor chip and wirings, and between adjacent conductors, even if connection pads are given a narrow pitch based on a demand for further miniaturization or higher performance of the semiconductor chip or a semiconductor device.
  • [0013]
    A still another object of the present invention is to provide a method of forming a laminate semiconductor device in which a plurality of semiconductor devices are laminated.
  • [0014]
    A manufacturing process of a semiconductor device according to the present invention includes the steps of:
  • [0015]
    forming a resist post on a connection pad of a semiconductor chip;
  • [0016]
    forming an insulating layer that covers the semiconductor chip and the resist post;
  • [0017]
    polishing the insulating layer and exposing a surface of the resist post;
  • [0018]
    removing the resist post, forming a through hole, the connection pad exposed in a bottom surface of the through hole;
  • [0019]
    filling the through hole with a conductor, forming a connecting conductor; and
  • [0020]
    forming wirings on the insulating layer, the wiring connected to the connecting conductor.
  • [0021]
    That is, a resist post that is an insulating columnar body is formed on a connection pad of a semiconductor chip, and an insulating layer (which supports the wiring afterward) made of an epoxy resin or the like is formed so as to cover the resist post and the semiconductor chip. A surface of the insulating layer is next polished by well-known CMP or the like, thus an upper surface of the resist post being exposed. The exposed resist post is then removed by developing processing or the like, thus a through hole being formed. Thereafter, the through hole is filled with a conductor by plating or the like, thus a connecting conductor being formed, and wirings are formed.
  • [0022]
    The resist post is thus formed in the region at which the connecting conductor is formed, and then is covered with the insulating layer. The insulating layer is then polished, a surface of the resist post being exposed. After that, the resist post is removed, a through hole used for a connecting conductor being formed. Accordingly, the semiconductor chip incurs no physical or chemical damage.
  • [0023]
    Further, because the through hole is formed as mentioned abave, it becomes easy to form the through hole having an aspect ratio equal to or greater than one (where the term aspect ratio denotes a value in which the depth of the through hole is divided by a reduced radius of a surface that is parallel to an opening surface of the through hole, and that has a maximum surface area). A semiconductor chip or a semiconductor device possessing a connecting conductor formed by embedding a conductor in this through hole can prevent signal interference between the semiconductor chip and wirings, and between adjacent conductors, from occurring, even if connection pads are given a narrow pitch.
  • [0024]
    Furthermore, for cases in which a plurality of the semiconductor devices are laminated, a second resist post is formed on a support in addition to forming a first resist post on a connection pad. Next, a second connecting conductor that is connected to a first connecting conductor through wirings, is formed in a through hole left after removing the second resist post. The wiring of one semiconductor device is thus connected to a connecting conductor exposed in a rear surface of an insulating film of another semiconductor device. A laminate semiconductor device in which two or more semiconductor devices are laminated can thus be manufactured.
  • [0025]
    Furthermore, a heat resistant insulator in which a through hole is formed in advance may also be used instead of forming the resist post in the insulating layer described above. The heat resistant insulator may be bonded onto a semiconductor chip, and a connecting conductor may be formed by filling the through hole with a conductor by plating. In this case, formation of the through hole of the heat resistant insulator is performed in a state where the insulator is not connected to the semiconductor chip. Accordingly, it becomes possible to perform laser processing, etching by using a chemical agent, without harming the semiconductor chip.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0026]
    The above and other objects, advantages, and features of the present invention will become more apparent from the following description taken in conjunction with the accompanying drawings, in which:
  • [0027]
    [0027]FIG. 1 is a schematic cross sectional view of a semiconductor device according to a first embodiment of the present invention;
  • [0028]
    [0028]FIGS. 2A to 2J are schematic cross sectional views for explaining a method of manufacturing a semiconductor device according to the first embodiment of the present invention;
  • [0029]
    [0029]FIG. 3 is a schematic cross sectional diagram of a semiconductor device according to a second embodiment of the present invention;
  • [0030]
    [0030]FIGS. 4A to 4E are schematic cross sectional views for explaining a method of manufacturing a semiconductor device according to the second embodiment of the present invention;
  • [0031]
    [0031]FIG. 5 is a schematic cross sectional view of a semiconductor device according to a third embodiment of the present invention;
  • [0032]
    [0032]FIG. 6 is a cross sectional view that shows schematically a state in which the semiconductor devices according to the third embodiment of the present invention are laminated;
  • [0033]
    [0033]FIGS. 7A to 7G are schematic cross sectional views for explaining a method of manufacturing a semiconductor device according to the third embodiment of the present invention;
  • [0034]
    [0034]FIG. 8 is a schematic cross sectional view of a semiconductor device according to a fourth embodiment of the present invention;
  • [0035]
    [0035]FIG. 9 is a cross sectional view that shows schematically a state in which the semiconductor device according to the fourth embodiment of the present invention are laminated in a state provided with a build-up multi-layer substrate as a circuit board; and
  • [0036]
    [0036]FIGS. 10A to 10E are schematic diagrams for explaining a method of manufacturing a semiconductor device according to the fourth embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0037]
    The present invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognize that many alternative embodiments can be accomplished using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposes.
  • [0038]
    [0038]FIG. 1 is a schematic cross sectional view of a semiconductor device according to a first embodiment of the present invention.
  • [0039]
    A semiconductor device 1 according to a first embodiment of the present invention comprises a semiconductor chip 11 provided with a connection pad (electrode terminal) 12 in at least one surface, an insulating layer 14 that is disposed on at least one surface 13 provided with connection pads 12 of the semiconductor chip 11, wirings 15 that are disposed on the semiconductor chip 11 through the insulating layer 14, and connecting conductors 16 that electrically connect the connection pads 12 and the wirings 15.
  • [0040]
    It should be noted that, in this embodiment the wirings 15 do not have a portion that is embedded in an inner portion of the insulating layer 14, and that the wirings 15 are formed on an upper surface of the insulating layer 14. That is, the wirings 15 are formed on a surface of the insulating layer 14 opposite to a surface that faces the semiconductor chip 11.
  • [0041]
    Further, in this embodiment the insulating layer 14 has at least one through hole 17. The insulating layer 14 is disposed so that the through hole 17 is disposed on the connection pads 12. The connecting conductors 16 are formed in at least a portion of an inner portion of the through hole 17.
  • [0042]
    It is preferable here that at least one of the through holes 17 have an aspect ratio equal to or greater than 1. The aspect ratio is a numerical value in which the depth of the through hole 17, that is, the thickness of the insulating layer 14, is divided by a reduced radius for a surface that has a maximum surface area and that is parallel to an opening surface of the through hole 17. A distance between the semiconductor chip 11 and the wirings 15 of an order where noise does not affect the functionality of the semiconductor device 1 is ensured, even if the semiconductor chip 11 is provided with connection pads having a narrow pitch, provided that the aspect ratio is equal to or greater than 1.
  • [0043]
    By thus disposing the insulating layer 14 on the connection pads 12 of the semiconductor chip 11, and providing function to give the connection pads 12 a narrow pitch for the insulating layer 14, it becomes easy to electrically connect the narrow pitch connection pads 12 of the semiconductor chip 11 with connection pads of a build-up multi-layer substrate.
  • [0044]
    Regarding the build-up multi-layer substrate that is disposed on the semiconductor device 1, an insulating layer may be formed on the insulating layer 14 that is provided with the wirings 15, and a portion of the insulating layer may be removed by using a conventional technique, thus a portion of the wirings 15 being exposed. The circuit board, for example the build-up multi-layer substrate, may then be disposed directly on the insulating layer 14.
  • [0045]
    It is preferable that an upper side surface of the insulating layer 14, which is a wiring support, be flat in this case because the build-up multi-layer substrate is disposed on the insulating layer 14. Preferably, the flatness of the upper side surface is equal to or less than 10 ?m. If there is a portion having flatness greater than 10 ?m in the upper side surface, the wirings of the build-up multi-layer substrate formed on the portion can break more easily.
  • [0046]
    Alternatively, a build-up multi-layer substrate made in advance by another process may also be connected on the wiring support 14 by a conventional technique. A conductive adhesive and a solder bump may also be used as a connection method.
  • [0047]
    In this case, connection regions having a pitch width that is larger than that of the connection pads of the semiconductor chip 11 may be formed on the insulating layer 14, and the connection regions may be electrically connected to the pads of the build-up multi-layer substrate. The positioning accuracy in a process of connecting the build-up multi-layer substrate and the insulating layer 14 is thus relieved compared to cases where the build-up multi-layer substrate is connected directly with the connection pads 12 of the semiconductor chip 11.
  • [0048]
    It should be noted that the material used in the insulating layer 14 should be selected by considering electrical characteristics such as insulating characteristics and dielectric characteristics, thermal characteristics such as the heat resistance, the thermal expansion coefficient, and the thermal conductivity, moisture absorption characteristics, and the like. Heat resistant resins such as epoxy resins, fluoride containing resins such as PVDF (polyvinylidene fluoride), and the like can be given as desirable materials. It should be noted that the desirable materials are also related to the method of manufacture used. This is discussed in detail in an explanation of a method of manufacturing a semiconductor device according to this embodiment.
  • [0049]
    Further, it is preferable that the wirings 15 and the connecting conductors 16 form a substantially continuous body, where connection interfaces between the wiring 15 and the connecting conductor 16 are not present. This is so that the generation of noise due to contact resistance originating in the connection interfaces, signal reflection at the connection interfaces, and the like, can be prevented.
  • [0050]
    In addition, it is preferable that the connecting conductors 16 completely fill the through holes 17. This is because the resistance from the connection pads 12 to the wirings 15 will increase as a result if voids are present. Further, for cases where the voids cannot be controlled by manufacturing processes, the voids will give rise to dispersion in the resistance values of the through holes 17. In addition, reliability in the capacity of the semiconductor device 1 drops for cases in which substances that change the electrical characteristics of the connecting conductors 16 remain within the voids after manufacturing.
  • [0051]
    A method of manufacturing a semiconductor device according to the first embodiment of the present invention is explained next while referring to the drawings.
  • [0052]
    [0052]FIGS. 2A to 2J are schematic cross sectional diagrams for explaining the method of manufacturing a semiconductor device according to the first embodiment of the present invention.
  • [0053]
    [0053]FIG. 2A shows a state where a photosensitive resin 202 is formed on a semiconductor wafer 201 on which connection pads 203 are formed.
  • [0054]
    [0054]FIG. 2B shows a state where resist posts 204 made from the photosensitive resin 202 are formed on connection pads 203.
  • [0055]
    [0055]FIG. 2C shows a state where the semiconductor chip 205 is divided from the semiconductor wafer 201 shown in FIG. 2B. The semiconductor chip 205 is provided with the resist posts 204 on the connection pads 203.
  • [0056]
    [0056]FIG. 2D shows a state where the semiconductor chip 205 is joined with a support member 207, through a peelable adhesive 206.
  • [0057]
    [0057]FIG. 2E shows a state where an electric insulator 208 is formed on the support member 207, the semiconductor chip 205 and the resist posts 204 formed on the semiconductor chip 205 being embedded.
  • [0058]
    [0058]FIG. 2F shows a state where the electric insulator 208 is polished, thus the resist posts 204 embedded in the electric insulator 208 being exposed, and a flat surface in a surface of the electric insulator 208 being formed.
  • [0059]
    [0059]FIG. 2G shows a state where the resist posts 204 embedded in the electric insulator 208 are removed, thus an insulating layer 210 provided with through holes 209 being formed.
  • [0060]
    [0060]FIG. 2H shows a state where a connecting conductor 212 is formed in inner portions of the through holes 209 to electrically connect the connection pads 203 in a bottom surface of the through holes 209 and a wiring conductive layer 211 that is formed on a surface of the insulating layer 210.
  • [0061]
    [0061]FIG. 2I shows a state where the wiring conductive layer 211 on the insulating layer 210 is partially removed, thus wirings 213 being formed.
  • [0062]
    [0062]FIG. 2J shows a state where a build-up multi-layer substrate 214 that is electrically connected to the wirings 213 on the insulating layer 210 is formed, terminals 215 are formed on an opposite side of a surface of the build-up multi-layer substrate 214 that faces the semiconductor chip 205, and in addition, the support member 207 is removed.
  • [0063]
    The method of manufacture is explained in further detail hereinafter while referring specifically to the drawings.
  • [0064]
    First, referring to FIG. 2A, a layer of the photosensitive resin 202 is formed on the semiconductor wafer 201. Spin coating may be used in forming the layer, and a dispenser may also be used. The material used in the semiconductor wafer 201 may be one that has silicon as its main constituent, and may also be a material having a compound semiconductor such as gallium arsenide as its main constituent.
  • [0065]
    Further, there are no particular limitations of the material used for the photosensitive resin 202. A resin having negative type photosensitivity may be used for the photosensitive resin 202, as may a resin having positive type photosensitivity. However, the material should be determined by considering that the resist posts 204, which are made from the photosensitive resin 202, can be easily removed in a later process of removing the resist posts 204, shown in FIG. 2G. That is, a material that is easy to remove and that is capable of forming the resist posts 204 in desired shapes should be selected.
  • [0066]
    A specific example of a method of forming the layer by using the photosensitive resin 202 is shown below.
  • [0067]
    THB-150N resin for thick and negative resist film manufactured by JSR Corporation may be used as the photosensitive resin 202. The photosensitive resin 202 may be formed by spin coating. The spin coating conditions are an initial period rotation for 10 seconds at 300 rpm, and then increasing the rotation speed to 1,000 rpm for 20 seconds.
  • [0068]
    Heat treatment is performed next for 10 minutes at 110? C as a pre-bake, thus forming a layer of the photosensitive resin 202 having a film thickness on the order of 70 ?m.
  • [0069]
    Referring to FIG. 2B, the resist posts 204 are formed next on the connection pads 203 formed on the semiconductor wafer 201. The photosensitive resin 202 regulates the height of the resist posts 204. Further, each of the resist posts 204 may be formed on one of the connection pads 203. A bottom surface of the resist post 204, which is a surface that faces the connection pad 203, may contact the entire connection pad 203 and the semiconductor wafer 201 in the periphery of the contact pad 203. The bottom surface of the resist post 204 may also contact only a portion of the connection pad 203. It should be noted that it is preferable that the resist posts 204 have a shape where the surface area of a surface opposing the bottom surface is larger than the surface area of the bottom surface, and the horizontal cross area increases from the bottom surface side to a top surface side. The resist posts 204 made from the photosensitive resin 202 are easily removed in a process shown in FIG. 2F of removing the resists posts 204 when having this shape.
  • [0070]
    A specific example of a method of forming the resist post 204 from the layer of the photosensitive resin 202 is shown below.
  • [0071]
    A light from a mixture of g, h, and i rays is irradiated at 1,000 mj/cm2, thus performing light exposure. Development is then performed for 190 to 210 seconds at a temperature of 23? C by using a developer (PD523) made from an aqueous solution that contains 2.38% tetramethyl ammonium hydroxide. Washing is then performed for 120 seconds by using ultra purified water, thus the resist posts 204 being formed.
  • [0072]
    Referring to FIG. 2C, the semiconductor wafer 201 is then divided into individual pieces, thus the semiconductor chip 205 provided with the resist posts 204 on the connecting pads 203 being formed.
  • [0073]
    Referring to FIG. 2D, the semiconductor chip 205 is next joined to the support member 207 through the peelable adhesive 206. A foaming peelable sheet in which a joining force reduces due to foaming by heating to a temperature equal to or greater than a specific temperature may also be used for the peelable adhesive 206. In addition, adhesives that are made from materials having a particularly high solubility, or which easily swell, in a specific solvent compared to other materials of the semiconductor device manufactured by the method of manufacturing below may also be used. For example, silicone adhesives and the like, which have a particularly high solubility in solvents such as toluene, may be used. Alternatively, an porous adhesive layer may be used. The porous adhesive layer sponges a solvent, thus dissolving easily.
  • [0074]
    Referring to FIG. 2E, the heat resistant electric insulator 208 is formed next on the support member 207, embedding the semiconductor chip 205 and the resist posts 204 that are formed on the semiconductor chip 205. For the electric insulator 208, it is preferable to use a material whose fluidity can be changed. By using such a material, and supplying it on the semiconductor chip 205 and the support member 207 in a state having a suitable degree of fluidity, and then eliminating the fluidity, the electric insulator 208 can be disposed without voids developing in peripheral portions of the resist posts 204.
  • [0075]
    It is preferable that a screen printer or a dispenser be used for supplying the electric insulator 208 in a state having a suitable degree of fluidity so that the distance between a surface of the electric insulator 208 and the support member 207, that is, the thickness of the electric insulator 208, can be made nearly uniform. A spin coater, a doctor blade, or a curtain coater may also be used.
  • [0076]
    Further, thermosetting resins or photosetting resins may be used for the material of the heat resistant electric insulator 208 having the properties described above. Specifically, epoxy resins, phenol resins, imide resins, and cyanate resins that have high heat resistance, and fluoride resins, PTFE resins, PPO resins, and PPE resins that have low dielectric dissipation, resins in which these materials are modified, and the like are suitable as the insulating resin. Further, a compound in which these resins are mixed with an electrically insulating filler are also desirable. This is because it is easy to control the thermal expansion coefficient, the thermal conductivity, the dielectric constant, and the like by mixing the resin and the filler. Specifically, alumina, magnesia, zirconia, boric nitride, aluminum nitride, silicon nitride, PTFE resin, silica, and the like can be used as the filler. Additionally, the structure of the electric insulator 208 can be strengthened or made uniform by using a coupling agent or a dispersing agent.
  • [0077]
    In addition, the electric insulator 208 may also be manufactured by gasifying a liquid made from a dispersion liquid, in which an electrically insulating powder and a suitable binder are dispersed in a suitable liquid. Alumina, magnesia, zirconia, boric nitride, aluminum nitride, silicon nitride, PTFE resin, silica, and the like can be given as materials that can be used as the electrically insulating powder.
  • [0078]
    It should be noted that the electric insulator 208 is supplied on the support member 207 so as to embed the resist posts 204 within the electric insulator 208 in this embodiment. However, the electric insulator 208 may also be supplied on the support member 207 so that portions of the resist posts 204 are exposed from the electric insulator 208.
  • [0079]
    Referring to FIG. 2F, a polishing process is then performed on the surface of the electric insulator 208 that is opposite to the surface facing the semiconductor chip 201. Horizontal cross sections of the resist posts 204 are thus exposed in the polished surface of the electric insulator 208.
  • [0080]
    A specific example of a method in which the electric insulator 208 is processed by polishing is shown below.
  • [0081]
    A portion of the support member 207 is fixed to a fixing table that is provided with a polishing apparatus (for example, product DAG810 manufactured by DISCO Corporation). The rotational speed of a spindle of a grindstone is set to 3000 rpm, and the rotational speed of the fixing table is set to 100 rpm. Abrasion processing is then performed by using an abrasive on the order of, e.g., 600 grit until the resist posts 204 are exposed. The abrasive is then changed to one on the order of 2000 grit, and finishing is performed without changing the rotational speeds. The processing speed and the processed surface roughness can both be improved by using this method. Further, dressing may also be performed while polishing, that is, ELID processing may also be performed, by using an abrasive in which a hard material that does not tend to undergo electrolytic corrosion, such as diamond, is embedded in a base material that undergoes electrolytic corrosion, such as a ferrous material.
  • [0082]
    Next, the resist posts 204 that are exposed in the polished surface of the electric insulator 208 are removed. The method used for removing the resist posts 204 should be selected depending upon the material that is used in the resist posts 204. For example, for cases where the resist posts 204 more easily dissolve in a chemical agent, such as an acid or an alkali, than the electric insulator 208, the semiconductor chip 205, and the connecting pads 203, and for cases in which the resist posts 204 are made of a material that swells particularly easily by a specific organic solvent compared with the electric insulator 208, the resist posts 204 are preferentially removed by contacting the resist posts 204 in an appropriate chemical agent or solvent. Further, for cases in which the resist posts 204 are made of a material that is particularly easy to remove by using laser light, thermal and mechanical damage to the semiconductor chip 205 can be kept low if the resist posts 204 are removed by using laser light.
  • [0083]
    Referring to FIG. 2G, the through holes 209 with the connection pads 203 on the bottom surfaces are formed when the resist posts 204 that are exposed in the upper surface of the electric insulator 208 are removed. The insulating layer 210 provided with the through holes 209 is thus formed on the semiconductor chip 205.
  • [0084]
    It is possible to use a conventional technique as a method of removing the resist posts 204. A specific example is shown below.
  • [0085]
    The resist posts 204 are removed by immersing the manufacturing process piece shown in FIG. 2F in a liquid that contains from 96% to 99% dimethyl sulfoxide and 1% tetramethyl ammonium hydroxide (THB-S1), or a liquid that contains from 89% to 95% dimethyl sulfoxide and from 1 to 3% tetramethyl ammonium hydroxide (THB-S2) for 5 to 10 minutes at a temperature of 50? C to 70? C, followed by washing. Ultrasonic vibration may also be added to the piece through the liquid at the same time is immersed in the liquid.
  • [0086]
    The through holes 209 thus manufactured by this manufacturing method are based on the resist posts 204 made from a photosensitive resin. Accordingly, it is possible to control the shape of the through holes 209 at least to a micrometer order. Further, the disposition error between the through holes 209 that are provided in the insulating layer 210 is also on the order of micrometers. It is preferable to make the shape of the through holes 209 into a shape having an aspect ratio equal to or greater than 1 by using this type of control. A spacing between the semiconductor chip 205 and the wirings, at which the influence of noise is reduced to an order where it does not influence the functionality of the semiconductor device, can be ensured provided that the aspect ratio is equal to or greater than 1, even if narrow pitch connection pads are used.
  • [0087]
    Referring to FIG. 2H, the wiring conductive layer 211 is formed next on the insulating layer 210. In addition, the connecting conductor 212 is formed in the inner portion of the through holes 209 to electrically connect the connection pads 203 in the bottom surface of the through holes 209 and the wiring conductive layer 211 that is formed on the surface of the insulating layer 210.
  • [0088]
    The wiring conductor 211 and the connecting conductor 212 may be formed by using different processes. Both are formed by using the same process in this embodiment, however. The wiring conductor 211 and the connecting conductor 212 thus form a substantially continuous body, and joining interfaces do not exist in any conductor. The development of contact resistance, signal reflection, and the like originating in the joining interface are prevented by thus not forming joining interfaces. The semiconductor device manufactured by the processes described above has little generation of noise or heat, and supports a more narrower pitch. Further, the number of process steps decreases by forming the two conductors in a lump, and this contributes to an increase in productivity in the method of manufacture, an increase in yield, and a reduction in cost of the manufactured product.
  • [0089]
    Electroplating is used as a method of forming the wiring conductor 211 and the connecting conductor 212 at the same time in this embodiment. Compared to other formation methods, electroplating has high manufacturing efficiency. The thickness of the wiring conductor 211 is set on the order of 10 ?m in this embodiment. The thickness of about 10 ?m prevents breaking of wirings within the build-up multi-layer substrate 214 due to a step between the wirings and substrate 214 from occurring for cases in which the build-up multi-layer substrate 214 is formed directly on the insulating layer 210 that is provided with the wirings 213 based on the wiring conductor 211.
  • [0090]
    It should be noted that electroless plating, or a dry process such as sputtering or ion plating may also be used in a conductor making process before the electroplating process. However, for cases where the through holes 209 are formed in a shape having a high aspect ratio, certain considerations should be made so that the bottom surface and side surfaces of the through holes 209 are made into conductors. If electroless plating is used, increasing the agitation speed and making a diffusion layer thickness thinner should be considered. If a dry process is used, the mean free path of a conductive substance should be increased by improving a degree of vacuum.
  • [0091]
    Referring to FIG. 2I, the wiring conductor 211 on the insulating layer 210 is next partially removed by using a conventional technique, for example photolithography and etching, thus forming the wirings 213.
  • [0092]
    Referring to FIG. 2J, the build-up multi-layer substrate 214 is then formed so as to electrically contact the wirings 213 that are formed on the insulating layer 210 and wirings within the build-up multi-layer substrate 214. The build-up multi-layer substrate 214 is manufactured according to a conventional technique. Next, terminals 215, such as solder balls, are formed according to a conventional technique in a surface of the build-up multi-layer substrate 214 that is opposite to a surface that faces the semiconductor chip 205. The support member 207 is then peeled away from the semiconductor chip 205, to which it is joined through the insulating layer 210 and the peelable adhesive 206.
  • [0093]
    The semiconductor device according to the first embodiment is thus made according to the processes described above.
  • [0094]
    It should be noted that, although the support member 207 is used in this embodiment, as shown in FIG. 2J, manufacturing may also be performed by using a support with a suitable attachment mechanism as a substitute for the support member 207, and only attaching the semiconductor chip 205 to the support.
  • [0095]
    Furthermore, for cases in which the support member 207 is employed, the support member 207 may be used as a heat dissipating member without peeling it away. In this case a heat resistant adhesive made from an epoxy resin, or the like, that is used in a conventional technique may be substituted for the peelable adhesive 206.
  • [0096]
    Alternatively, a process of selectively or preferentially removing the support member 207 may also be performed. For example, mechanical removal by a grinding process, a cutting process, or the like may be used. The support member 207 may be made of a material that easily dissolves in a specific solvent. Furthermore, a removal process that uses dry processing such as plasma ashing may also be added to these methods. In this case a heat resistant adhesive made from an epoxy resin, or the like, used in a conventional technique may be used as a substitute for the peelable adhesive 206.
  • [0097]
    Next, a semiconductor device according to a second embodiment of the present invention is explained while referring to the drawings.
  • [0098]
    [0098]FIG. 3 is a schematic cross sectional view of the semiconductor device according to the second embodiment of the present invention. It should be noted that reference symbols according to FIG. 1 are attached to elements in FIG. 3 that duplicate those of FIG. 1.
  • [0099]
    A semiconductor device 2 according to a second embodiment of the present invention comprises a semiconductor chip 11 provided with a connection pad (electrode terminal) 12 in at least one surface, an insulating layer 14 that is disposed on at least the surface 13 provided with connection pads 12 of the semiconductor chip 11, wirings 15 that are disposed on the semiconductor chip 11 through the insulating layer 14, and connecting conductors 16 that electrically connect the connection pads 12 and the wirings 15.
  • [0100]
    Furthermore, in this embodiment the insulating layer 14 has at least one through hole 17. The insulating layer 14 is disposed so that the through hole 17 is disposed on the connection pads 12. The connecting conductors 16 are formed in at least a portion of an inner portion of the through hole 17.
  • [0101]
    In addition, at least a portion of the wiring 15 is embedded in the insulating layer 14. In this embodiment, a step between the wirings 15 and a surface of the insulating layer 14 that is opposite to a surface facing the semiconductor chip 11 is smaller than the step in the first embodiment, for example equal to or less than 10 ?m.
  • [0102]
    The insulating layer 14 is joined here to the semiconductor chip 11 in a state where the insulating layer 14 is provided with the through holes 17. By thus performing formation of the through holes 17 in advance, before joining the insulating layer 14 to the semiconductor chip 11, the semiconductor chip 11 does not receive any damage that accompanies a hole forming process performed on the insulating layer 14.
  • [0103]
    Accordingly, processing methods that could not be used as a fine processing method because of a concern that the semiconductor chip 11 will be damaged during hole formation can now be used as hole forming methods. It is therefore easy to support the chip 11 that is provided with narrow pitch connecting pads. Specifically, a process that employs a laser that uses femtosecond pulses, a removing process using an ion beam or a micro punching process, a process of accelerating fine particles and impacting them, etching by a chemical agent and employing a laser to increase directionality, and the like may be used.
  • [0104]
    Alternatively, it is possible to form a plurality of the insulating layers 14 all at once by using a large size substrate, divide the insulating layers 14 into individual pieces, and then join them to the semiconductor chips 11. Therefore, the through holes 17 may be formed all at once before dividing the insulating layers 14 into individual pieces.
  • [0105]
    Further, the through holes 17 may also be formed by a molding processing method as a method of fine processing. In this case the insulating layer 14 may be formed separately having rough through holes, and only a periphery portion of the through hole 17 may be formed by molding. Alternatively, the insulating layer 14 and the through holes 17 may also be formed at the same time by the molding process.
  • [0106]
    It should be noted that an adhesive layer may also be used in the joining portion between the insulating layer 14 and the semiconductor chip 11. Alternatively, the insulating layer 14 and the semiconductor chip 11 may also be connected without using the adhesive layer. For example, the insulating layer 14 and the semiconductor chip 11 may be connected by an anchor effect.
  • [0107]
    Further, it is preferable here that at least one of the through holes 17 have an aspect ratio equal to or greater than 1. A spacing between the semiconductor chip 11 and the wirings 15 of an order where noise does not influence on the functionality of the semiconductor device 2 is ensured, even if the semiconductor chip 11 is provided with connection pads having a narrow pitch, provided that the aspect ratio is equal to or greater than 1.
  • [0108]
    In addition, the thickness of the wirings 15 may be increased for cases in which the wirings 15 are embedded in the insulating layer 14, by making the embedded depth of the wirings 15 deeper, even if the step between the upper surface of the insulating layer 14 and the wiring 15 is small.
  • [0109]
    Accordingly, the cross sectional area of each of the wirings 15 can be ensured, the mutual gaps between the wirings 15 can be ensured, and control of the step between the wirings 15 and the insulating layer 14 can be achieved at the same time, even if the wiring pitch of the wirings 15 is narrow.
  • [0110]
    The semiconductor device 2 provided with this structure is therefore one in which the wiring resistance value is low, even if the connection pads 12 are given a narrow pitch, and there is little interference of signals between wirings. In addition, wirings within the build-up multi-layer substrate formed on the semiconductor device 2 do not easily break.
  • [0111]
    A method of manufacturing a semiconductor device according to the second embodiment of the present invention is explained next while referring to the drawings.
  • [0112]
    [0112]FIGS. 4A to 4E are schematic cross sectional diagrams for explaining the method of manufacturing a semiconductor device according to the second embodiment of the present invention. Note that, in FIGS. 4A to 4E, structures overlapping with those in FIGS. 2A to 2J are denoted by the same reference numerals.
  • [0113]
    [0113]FIG. 4A shows a state where the semiconductor chip 205 is joined to the support member 207 through the peelable adhesive 206.
  • [0114]
    [0114]FIG. 4B shows a state where the separately made insulating member 210 is joined to the semiconductor chip 205 through the adhesive 301.
  • [0115]
    [0115]FIG. 4B-2 shows a example of the second embodiment in which the insulating member 210 has a concave shape.
  • [0116]
    [0116]FIG. 4C shows a state where a conductor is formed in an inner portion of the through holes 209. The conductor electrically connects the connection pads 203 in the bottom surface of the through holes 209 that are provided to the insulator 210 and the wiring conductor 211 that is formed in the surface of the insulator 210.
  • [0117]
    [0117]FIG. 4D shows a state where the wiring conductive layer 211 on the insulator 210 is partially removed, forming wirings 213. At least a portion of each of the wirings 213 is embedded in the insulator 210.
  • [0118]
    [0118]FIG. 4E shows a state where the build-up multi-layer substrate 214 that is electrically connected to the wirings 213 on the insulator 210 is formed. The terminals 215 are formed on the build-up multi-layer substrate 214 on a side opposite to a surface that faces the semiconductor chip 205. In addition, the support member 207 is removed.
  • [0119]
    A method of manufacture is explained in detail hereinafter while referring to the drawings. It should be noted that an explanation of content that duplicates that of the first embodiment is suitably omitted from the following explanation.
  • [0120]
    First, the semiconductor wafer 201 is divided into individual pieces, forming the semiconductor chip 205 that is provided with the connection pads 203. Referring to FIG. 4A, the semiconductor chip 205 is then joined to the support member 207 through the peelable adhesive 206. Materials preferable for use as the adhesive 206 are similar to those described in the first embodiment.
  • [0121]
    Referring to FIG. 4B, the insulator 210 formed separately is then disposed on the semiconductor chip 205 through an adhesive 301. The adhesive 301 is then set, fixing the insulator 210 on the semiconductor chip 205. The insulator 210 may have a concave shape as shown in FIG. 4B-2, and the insulator 210 may be connected to the semiconductor chip 205 at a bottom surface 304 of the concave shape. The insulator 210 may contact the support member 207 at an opening surface 305 of a peripheral edge 306 of the concave shape. Further, the insulator 210 may have a substantially flat plate shape as shown in FIG. 4B. A stiffener 302 having a height that is substantially equal to that of the semiconductor chip 205 may be disposed on the support member 207 in advance in the periphery of the semiconductor chip 205. The insulator 210 may contact the stiffener 302 and the semiconductor chip 205.
  • [0122]
    It should be noted that a void portion in the periphery of the semiconductor chip 205 may be filled by using an epoxy resin or the like. In this case, the semiconductor device is inverted after peeling the support member 207 from the semiconductor chip 205, thus an opening of the void portion being placed in an upper side. A sealing resin is then supplied by using a dispenser or the like, and a setting process may be performed if necessary.
  • [0123]
    Further, the insulator 210 in the semiconductor device according to this embodiment is provided with the through holes 209 and wiring grooves 303 in advance at a stage before joining to the semiconductor chip 205.
  • [0124]
    By thus performing formation of the through holes 209, before joining the insulator 210 to the semiconductor chip 205, the semiconductor chip 205 does not receive any damage that accompanies a process of forming holes in the insulator 210. Accordingly, processing methods that could not be used as a processing method of forming holes on the semiconductor chip 205 because of a concern that the semiconductor chip 205 will be greatly damaged during hole formation can now be used as hole forming methods with the semiconductor device according to this embodiment. It is therefore easy to support the semiconductor chip 205 that is provided with narrow pitch connection pads.
  • [0125]
    Specific examples include a process that employs a laser that uses femtosecond pulses, a removal process that uses an ion beam, a micro punching process, a process of accelerating fine particles and impacting them, etching by a chemical agent and employing a laser to increase directionality.
  • [0126]
    Alternatively, the through holes 209 may also be formed by using a molding processing method as a method of fine processing. In this case the insulating layer 210 may be formed separately having rough through holes, and only a periphery portion of the through hole 209 may be formed by molding. It is necessary to mold the periphery of the through holes 209 of the insulator 210 with high precision. However, it is not necessary to use a processing precision as high as that used for the through holes 209 in other portions of the insulator 210. Therefore such a separate molding shortens a molding time, expands a latitude in selecting the molding materials and in the design of a fabrication mold. Further, the insulating layer 210 and the through holes 209 may also be formed at the same time by the molding process. Batch molding will of course increase the manufacturing efficiency. It should be noted that compression molding, transfer molding and injecting molding, and the like may be used as a molding method.
  • [0127]
    A specific example of a method of making the insulating layer by transfer molding is shown here. A movable male die and a movable female die are contacted by adding pressure, thus forming a void portion (cavity) in which the insulator 210 is formed. With the cavity in a residually heated state, a thermosetting epoxy resin is supplied from one side of the mold, for example from the female die side, at an injection force of 80 kg and an injection velocity of 1.2 mm/s. The resin supplied within the cavity is then held for 90 seconds by a metal mold temperature of 175? C to 180? C, thus set and forming the insulator 210 within the cavity. The mold is cooled next, and then opened. The insulator 210 is then taken out of the mold.
  • [0128]
    Further, it is also possible to form a plurality of the insulating layers 210 all at once by using a large size substrate, divide the insulating layers 210 into individual pieces, and then join them to the semiconductor chips 205. The through holes 209 may therefore be formed at once in a state where the plurality of the insulating layers 210 are formed at the same time. In this case a processing technique that can handle a large surface area, such as etching using a chemical agent or etching using an ECR plasma, is used, thus increasing the manufacturing efficiency. Further, an increase in the manufacturing efficiency can also be expected if a relatively sequential type processing method such as micro-punching or laser processing is used because a positioning process can be omitted.
  • [0129]
    Furthermore, by joining the insulator 210, in which the wiring grooves 303 are formed in advance, and the semiconductor chip 205, the semiconductor chip 205 does not receive damage that accompanies a groove forming process performed on the insulator 210.
  • [0130]
    Cutting, grinding, press forming, laser processing, etching by using a chemical agent, etching by using a dry process, molding, and the like may be used as a groove forming method.
  • [0131]
    Pressing may be performed with the insulator 210 in a softened state, such as a gel state, and the insulator 210 is then hardened after groove formation. Alternatively, a thermoplastic material may be used as the insulator 210 material. A groove formation portion of the mold is heated to a temperature equal to or greater than the glass transition temperature of the material, and then pressing is performed.
  • [0132]
    With etching, direct etching of the material that constitutes the insulator 210 may be performed. A photosensitive resin layer is formed on the insulator 210. The photosensitive resin layer is then etched, thus the wiring grooves 303 and the through holes 209 being formed by using the photosensitive resin as a mask.
  • [0133]
    With molding, it is preferable to form the wiring grooves 303 and the through holes 209 by the same molding process from the viewpoint of increasing the manufacturing efficiency and the processing precision. Further, in order to additionally increase the manufacturing efficiency, the wiring grooves 303, the through holes 209, and the insulator 210 may all be formed at the same time.
  • [0134]
    Materials for the insulator 210 that are preferable for the manufacturing method of this embodiment are explained here.
  • [0135]
    Basicaly, the material is selected by considering the characteristics that must be satisfied as a semiconductor device part. That is, the material is selected by considering electrical characteristics such as dielectric characteristics and insulating characteristics, thermal characteristics such as the withstand temperature, the thermal expansion coefficient, and the thermal conductivity, and in addition, the moisture absorption characteristics and the like. In addition, the through holes 209 and the wiring grooves 303 are formed in the insulator 210 in this embodiment, and therefore the material is selected while considering processability. For cases where cutting, grinding, or micro-punching is performed, a relatively hard resin like a phenol resin may be used from the viewpoint of increasing processing precision. Alternatively, a sintered ceramic such as alumina or zirconia may be used. For cases in which laser processing is performed, the processing efficiency increases by using a material having a large absorption in the wavelength which the laser light has. For example, the processing precision increases if a material such as polyimide or polysulfone is employed when using an excimer laser.
  • [0136]
    For cases where molding is performed, materials whose fluidity is capable of being controlled may be used. Therefore materials that are similar to the materials of the insulator 210 (electric insulator 208) according to the first embodiment may be used.
  • [0137]
    For cases in which pressing is performed, it is preferable to use a material that has plastic deformation characteristics. Further, the processing precision increases by performing press processing when the insulator 210 is in a soft state if using a hardening material whose degree of setting can be controlled, or if using a material having thermoplastic characteristics. In addition, the processing precision increases by performing pressing with only a processing region heated to a temperature equal to or greater than its glass transition temperature if a material having thermoplastic characteristics is used.
  • [0138]
    It should be noted that as the adhesive 301 an epoxy resin or the like used by a conventional technique may be used. Further, a micro-dispenser or spin coater may also be used for supplying the resin.
  • [0139]
    Furthermore, the insulator 210 and the semiconductor chip 205 may also be joined in direct contact without using the adhesive 301. If the insulator 210 is made from thermoplastic resin, and the insulator 210 and the semiconductor chip 205 are contacted in a state where a surface of the semiconductor chip 205, which joins the insulator 210, is locally heated, a joining interface having a suitable joining force due to an anchor effect or chemical joining of a resin and a semiconductor, or the like, is formed.
  • [0140]
    Referring to FIG. 4C, the wiring conductive layer 211 is formed next filling at least an inner portion of the wiring grooves 303 on the insulator 210. Further, the connecting conductor 212 is formed in the inner portion of the through holes 209, thus electrically connecting the connection pads 203 in the bottom surfaces of the through holes 209 and the wiring conductive layer 211 that is formed on the insulator 210.
  • [0141]
    Preferable processes and materials for use in the wiring conductive layer 211 and the connecting conductor 212 are similar to those of the first embodiment.
  • [0142]
    An unnecessary portion of the wiring conductive layer 211 on the insulator 210 is removed next. Short circuits thus do not develop between adjacent wiring conductive layers 211 that fill the wiring grooves 303. It is preferable to use a polishing process such as chemical mechanical polishing (CMP) as a removal method. The wirings 213 are formed as a result. At least a portion of each of the wirings 213 is embedded in the insulator 210, as shown in FIG. 4D.
  • [0143]
    The wirings 213 and the insulator 210 are made of different materials here, and thus their removal processing rates differ. Accordingly, a small step develops between the wirings 213 and the insulator 210 in the processed surface after removal. In order to prevent a wiring within the multi-layer substrate from breaking, it is preferable that the step be equal to or less than 10 ?m for cases in which a build-up multi-layer substrate is formed on the insulator 210.
  • [0144]
    Referring to FIG. 4E, the build-up multi-layer substrate 214 is formed next so as to electrically contact the wirings 213 that are formed on the insulator 210 and wirings within the build-up multi-layer substrate 214. The build-up multi-layer substrate 214 is manufactured according to a conventional technique. Next, terminals 215 are formed according to a conventional technique from solder balls or the like on an opposite side of a surface of the build-up multi-layer substrate 214 that faces the semiconductor chip 205. The support member 207 is then peeled away from the semiconductor chip 205, to which it is joined through the insulator 210 and the peelable adhesive 206. The gap in the periphery of the semiconductor chip 205 is then filled with an epoxy resin 216 or the like, as described above.
  • [0145]
    The semiconductor device relating to the second embodiment is thus made by the processes described above.
  • [0146]
    It should be noted that although the support member 207 is used in this embodiment, as shown in FIG. 4E, manufacturing may also be performed by using a support with a suitable attachment mechanism as a substitute for the support member 207, and only attaching the semiconductor chip 205 to the support.
  • [0147]
    Furthermore, for cases in which the support member 207 is employed, the support member 207 may be used as a heat dissipating member without peeling it away. In this case a heat resistant adhesive made from an epoxy resin, or the like, that is used in a conventional technique may be substituted for the peelable adhesive 206.
  • [0148]
    Alternatively, a process of selectively or preferentially removing the support member 207 may also be performed. For example, mechanical removal by a grinding process, a cutting process, or the like may be used. The support member 207 may be made of a material that easily dissolves in a specific solvent. Furthermore, a removing process that uses dry processing such as plasma ashing may also be added to these methods. In this case a heat resistant adhesive made from an epoxy resin, or the like, used in a conventional technique may be used as a substitute for the peelable adhesive 206.
  • [0149]
    Further, the semiconductor device according to the first embodiment may also be manufactured by using the manufacturing method according to this embodiment. In this case the insulator 210 that is not provided with the wiring grooves 303 is used. After forming the wiring conductive layer 211, the wiring conductive layer 211 may be partially removed by using a conventional photofabrication technique, thus forming the wirings 213.
  • [0150]
    Alternatively, the semiconductor device according to this embodiment may also be manufactured by adding manufacturing processes that are used by the manufacturing method of this embodiment to the manufacturing method of the first embodiment. For example, the wiring grooves 303 may be formed by using pressing, etching, laser processing, or the like in the state shown in FIG. 2F. If the resist posts 204 are next removed, a state results that is substantially similar to that of FIG. 4B. The semiconductor device according to this embodiment may thereafter be manufactured according to the manufacturing method described above.
  • [0151]
    It should be noted that, in the process of forming the wiring grooves 303, the semiconductor chip 205 and a press die don't contact each other, laser light is not irradiated directly to the semiconductor chip 205, and there is no direct contact between the semiconductor chip 205 and an etchant. The amount of damage that the semiconductor chip 205 receives in the process of this embodiment is therefore smaller than that received in the hole forming process.
  • [0152]
    Next, a semiconductor device according to a third embodiment of the present invention is explained while referring to the drawings.
  • [0153]
    [0153]FIG. 5 is a schematic cross sectional view of a semiconductor device according to a third embodiment of the present invention, and FIG. 6 is a cross sectional view that shows schematically a state in which the semiconductor devices according to the third embodiment of the present invention are laminated.
  • [0154]
    It should be noted that reference symbols according to FIG. 1 are attached to elements in FIGS. 5 and 6 that duplicate those of FIG. 1.
  • [0155]
    A semiconductor device 3 of the third embodiment of the present invention is provided with a structure that is similar to that of the first embodiment, and the insulating layer 14 is also disposed in the periphery of the semiconductor chip 11. In addition, the semiconductor device 3 is provided with second connecting conductors 52 in the periphery of the semiconductor chip 11 in order to perform electrical connection of the semiconductor device 3 and an outside portion. The second connecting conductors 52 are disposed in this embodiment to fill second through holes 51 that are provided in the insulating layer 14. At least one of the second connecting conductors 52 is electrically connected with the wiring 15 disposed on the semiconductor chip 11, through the insulating layer 14.
  • [0156]
    A laminate 3 a of the semiconductor device 3 is formed as shown in FIG. 6 by laminating a plurality of the semiconductor devices 3, and taking upper and lower end surfaces 61 and 62 of the second connecting conductors 52 as electrical connection points. Metallic bumps, for example solder bumps, may be used for third connecting conductors 63 that carry out the mutual connection between each of the semiconductor devices 3, and a conductive paste may also be used.
  • [0157]
    It should be noted that, although two surfaces of the second connecting conductors 52 are exposed in two surfaces of the semiconductor devices 3 in order to form the laminate 3 a in this embodiment, only one end surface may also be exposed as a region for making an electrical connection with the outside portion. In this case as well, there are advantages as described below compared to forming a region for making a connection to the outside portion in a portion of the wiring.
  • [0158]
    The third connecting conductors 63 are formed in the regions that perform connections of the semiconductor devices 3 and the outside portion. Electrical connections with substrate wirings or other components are performed through the third connecting conductors 63. The connections between the connecting regions of the semiconductor device 3 and the third connecting conductors 63, and between the third connecting conductors 63 and external connection portions such as substrate wirings are not simple contacts. Thermal or mechanical processing is performed, and processing in order to form a physical joint is often performed. This is in order to ensure long-term reliability of the electrical connections at the connection points. Mechanical loads are therefore applied locally in the connection regions of the semiconductor device 3.
  • [0159]
    Therefore, if a portion of the wiring 15 having the thickness of several tens of micrometers is used as a connection region, there is a danger that wiring breakage will occur in an internal portion of the connecting region or in other portions of the wiring 15 due to the applied load.
  • [0160]
    By forming the second connecting conductors 52, which have a structure that does not break as easily due to connection processing as the wiring 15, and by performing electrical connections with the outside portion by using the second connecting conductors 52, the occurrence of failures due to connection processing can be prevented.
  • [0161]
    A method of manufacturing a semiconductor device according to the third embodiment of the present invention is explained next while referring to the drawings.
  • [0162]
    [0162]FIGS. 7A to 7G are schematic cross sectional diagrams for explaining the method of manufacturing a semiconductor device according to the third embodiment of the present invention. It should be noted that reference symbols according to FIGS. 2A to 2J are attached to elements in FIGS. 7A to 7G that duplicate those of FIGS. 2A to 2J.
  • [0163]
    [0163]FIG. 7A shows a state where the semiconductor chip 205 provided with the first resist posts 204 on the connection pads 203 is joined to the support member 207 through the peelable adhesive 206. Second resisit posts 700 are also disposed on the support member 207.
  • [0164]
    [0164]FIG. 7B shows a state where the electric insulator 208 is formed on the support member 207, embedding the semiconductor chip 205, the first resist posts 204 formed on the semiconductor chip 205, and the second resist posts 700.
  • [0165]
    [0165]FIG. 7C shows a state where the electric insulator 208 is polished, the first resist posts 204 and the second resist posts 700 that are embedded in the electric insulator 208 being exposed and a flat surface in the surface of the electric insulator 208 being formed.
  • [0166]
    [0166]FIG. 7D shows a state where the first resist posts 204 and the second resist posts 700 that were exposed in the flat surface are removed, thus the insulating layer 210 provided with the through holes 209 and through holes 701 is formed.
  • [0167]
    [0167]FIG. 7E shows a state where the connection pads 203 in the bottom surface of the through holes 209 are electrically connected with the wiring conductive layer 211 that is formed on the insulating layer 210. The connecting conductor 212 is formed filling the inner portions of the through holes 209. The connection members 702 are formed filling the inner portions of, the second through holes 701. The connection members 702 are electrically connected to the wiring conductive layer 211.
  • [0168]
    [0168]FIG. 7F shows a state where the wiring conductive layer 211 on the insulating layer 210 is partially removed, the wirings 213 being formed.
  • [0169]
    [0169]FIG. 7G shows a state where the support member 207 is removed, and a plurality of the semiconductor devices are laminated through third connecting conductors 703 that are connected to upper and lower end surfaces of connection members 702.
  • [0170]
    A method of manufacture is explained in detail hereinafter while referring to the drawings. It should be noted that an explanation of content that duplicates that of the first embodiment is suitably omitted from the following explanation.
  • [0171]
    First, manufacturing processes similar to those of the first embodiment are performed, and a semiconductor chip 205 in which the first resist posts 204 are provided on the connection pads 203 is prepared. Next, the second resist posts 700 are formed on the support member 207 by using a photosensitive resin. A method of forming the second resist posts 700 is similar to the method of forming the first resist posts 204 that is explained by the first embodiment. Further, materials and shapes preferable for the second resist posts 700 are similar to the materials and the shapes that are preferable for the first resist posts 204. However, the height of the second resist posts is set substantially equivalent to the distance between upper end surfaces of the first resist posts 204, and a surface of the support member 207 on which the semiconductor chip 205 is joined to the support member 207 through the adhesive 206. At minimum, the height of the second resist posts 700 is set larger than the distance between the connection surface in which the connection pads 203 and the first resist posts 204 are connected each other, and the connection surface in which the support member 207 and the connection member 702 are connected each other. The height is thus set so that the end surfaces of the first resist posts 204 and the surfaces of the second resist posts 700 are exposed in the surface of the electric insulator 208 by subsequently performing a polishing process.
  • [0172]
    Referring to FIG. 7A, the semiconductor chip 205 is then joined on the support member 207 that is provided with the second resist posts 700, through the peelable adhesive 206. The semiconductor chip 205 is joined at this point such that the second resist posts 700 are disposed in the periphery of the semiconductor chip 205.
  • [0173]
    Referring to FIG. 7B, the electric insulator 208 is formed next on the support member 207, embedding the semiconductor chip 205, the first resist posts 204 formed on the semiconductor chip 205, and the second resist posts 700 formed in the periphery of the semiconductor chip 205. It should be noted that it is acceptable if at least one of the first resist posts 204 and the second resist posts 700 is not buried in an electrical insulator.
  • [0174]
    Referring to FIG. 7C, the surface of the electric insulator 208 that is opposite to the surface that faces the semiconductor chip 205 is then ground or polished, thus horizontal cross sections of the first resist posts 204 and the second resist posts 700 being exposed in the polished surface of the electric insulator 208. It should be noted that a flat surface is formed in the upper surface of the electric insulator 208 at this point.
  • [0175]
    Referring to FIG. 7D, the first resist posts 204 and the second resist posts 700 are removed next. The first through holes 209 with the connection pads 203 at their bottom surfaces, and the second through holes 701 with the support member at their bottom surfaces, are thus formed, and the electric insulator 208 whose surface has been made flat is thus made into the insulating layer 210.
  • [0176]
    Referring to FIG. 7E, the inner portions of the first through holes 209 are then filled with the connecting conductor 212 that is formed by plating. Connecting conductors 212 that electrically connect to the connection pads 203 at the bottom surfaces of the first through holes 209 are thus formed. In addition, the wiring conductor 211 is formed in succession on the surface of the insulating layer 210. At this point the connection members 702 also fill inner portions of the second through holes 701. Thus, the connection members 702 that electrically connect to the connecting conductors 212 are also formed at the same time.
  • [0177]
    That is, similar to the first embodiment, the wiring conductive layer 211 and the connecting conductors 212 are made in succession by the same electroplating process in this embodiment. Therefore, connection interfaces between the conductive layer 211 and connecting conductors 212 do not exist. Further, the wiring conductive layer 211 and the connectors 702 are also made by the same electroplating process, and the wiring conductive layer 211 and the connectors 702 are also continuous.
  • [0178]
    As a result of the processes described above, the wiring conductive layer 211 that is formed on the surface of the insulating layer 210 and the connection pads 203 in the bottom surfaces of the first through holes 209 are electrically connected. In addition, the wiring conductive layer 211 and the connection members 702 are electrically connected.
  • [0179]
    It should be noted that, although the through holes 701 are filled with the wiring conductive layer 211 in this embodiment, it is not always necessary to fill whole of the through holes 701. There may also be unfilled portions. However, in this case, it is very important to make certain that the degree to which the through holes 701 are not filled exerts no adverse influence on resistance values in particular for the characteristics of the semiconductor device.
  • [0180]
    A portion of the wiring conductive layer 211 may then be removed if necessary by using a polishing process such as CMP, thus the wirings 213 being formed. Referring to FIG. 7F, at least a portion of the connection pads 203 and the connectors 702 are electrically connected as a result.
  • [0181]
    The support member 207 is removed next by using a method similar to those used in the manufacturing methods described in the pervious embodiments, and the semiconductor device according to this embodiment is complete. The third connecting conductors 703 made of solder bumps or the like are then connected to upper and lower surfaces of the connection members 702. If a plurality of the semiconductor devices are laminated together by electrically connecting the connection members 702 that are provided to each of the semiconductor devices, through the third connecting conductors 703, a semiconductor device laminate like that shown in FIG. 7G is formed.
  • [0182]
    It should be noted that, although the support member 207 is removed in this embodiment, the support member 207 need not be removed, and may instead be used as a heat radiating disc of the semiconductor chip 205, for example. In this case, a conventionally used heat resistant adhesive made from an epoxy resin or the like may be used as a substitute for the peelable adhesive 206 that is employed between the semiconductor chip 205 and the support member 207. Further, it becomes possible to use the connection members 702 as wirings for a plurality of types of signals by forming electrically insulated regions in the support member 207, and connecting the connection members 702 at these regions.
  • [0183]
    Next, a semiconductor device according to a fourth embodiment of the present invention is explained while referring to the drawings.
  • [0184]
    [0184]FIG. 8 is a schematic cross sectional view of a semiconductor device according to a fourth embodiment of the present invention, and FIG. 9 is a cross sectional view that shows schematically a state in which the semiconductor device according to the fourth embodiment of the present invention are laminated in a state provided with a build-up multi-layer substrate. It should be noted that reference symbols according to FIG. 5 are attached to elements in FIG. 8 that duplicate those of FIG. 5.
  • [0185]
    A semiconductor device 4 of the fourth embodiment of the present invention is provided with a structure that is similar to that of the semiconductor device of the third embodiment. However, at least a portion of the wirings 15 that are disposed on the semiconductor chip 11 through the insulating layer 14 are embedded in the insulating layer 14. Further, the first connecting conductors 16 and the wirings 15 are substantially continuous, and have no mutual joining interfaces. In addition, the second connecting conductors 52 that are disposed filling the second through holes 51, and the wrings 15 are substantially continuous, and have no mutual joining interfaces. Increases in resistance and the development of noise in the wirings portions can be controlled by providing this structure.
  • [0186]
    In this embodiment, a step between the wirings 15 and an upper surface of the insulating layer 14, that is, a surface that is opposite to a surface that faces the semiconductor chip 11, is smaller than that in the third embodiment.
  • [0187]
    A laminate 4 a of a plurality of the semiconductor devices 4 thus structured and provided with a build-up multi-layer substrate 94 like that shown in FIG. 9 is made by forming the build-up multi-layer substrate 94 on the insulating layer 14, and electrically connecting connection portions 91 that are formed on the build-up multi-layer substrate 94 and exposed end surfaces 92 of the second connecting conductors 52, through third connecting conductors 93. It should be noted that metallic bumps, for example solder bump, may be used as the third connecting conductors 93 that are used for connecting each of the semiconductor devices 4. A conductive paste may also be used.
  • [0188]
    A method of manufacturing a semiconductor device according to the fourth embodiment of the present invention is explained next while referring to the drawings.
  • [0189]
    [0189]FIGS. 10A to 10E are schematic cross sectional diagrams for explaining the method of manufacturing a semiconductor device according to the fourth embodiment of the present invention. It should be noted that reference symbols according to FIGS. 2A to 2J or to FIGS. 7A to 7G are attached to elements in FIGS. 10A to 10E that duplicate those of FIGS. 2A to 2J or of FIGS. 7A to 7G.
  • [0190]
    [0190]FIG. 10A shows a state where the semiconductor chip 205, which is provided with the connection pads 203, is joined to the support member 207 through the peelable adhesive 206.
  • [0191]
    [0191]FIG. 10B shows a state where the separately made insulating layer 210 is joined to the semiconductor chip 205 through the adhesive 301, and in addition, is joined to the support member 207 through a peelable adhesive 1001.
  • [0192]
    [0192]FIG. 10C shows a state where the wiring conductive layer 211 is formed filling the wiring grooves 303 that are provided in the insulating layer 210. The connecting conductor 212 is formed in the inner portions of the first through holes 209, electrically connecting the connection pads 203 that are in the bottom surfaces of the first through holes 209 provided in the insulating layer 210, and the wiring conductive layer 211 that is formed on the surface of the insulating layer 210. In addition, an electric conductor is filled into second through holes 1002 provided in the insulating layer 210, forming connection portions 1003.
  • [0193]
    [0193]FIG. 10D shows a state where the wiring conductive layer 211 on the insulating layer 210 is polished until the insulating layer 210 is exposed, thus forming the wirings 213.
  • [0194]
    [0194]FIG. 10E shows a state where a build-up multi-layer substrate 1004 is formed on the insulating layer 210. In addition, in a plurality of semiconductor devices from which the support member 207 has been removed, the connection portions 1005 of the build-up multi-layer substrate formed on the semiconductor device are electrically connected to the exposed end surfaces of the connecting portions 1003 that are provided to another semiconductor device through connecting conductors 703.
  • [0195]
    A manufacturing method of the semiconductor device according to this embodiment is explained in detail hereinafter while referring to the drawings. It should be noted that an explanation of content that duplicates that of the second embodiment is suitably omitted from the following explanation.
  • [0196]
    First, the semiconductor chip 205 to which the connection pads 203 are provided is prepared by performing manufacturing processes similar to those of the second embodiment.
  • [0197]
    Referring to FIG. 10B, the separately made insulating layer 210 is next joined to the semiconductor chip 205 through the adhesive 301, and in addition, is joined to the support member 207 through the peelable adhesive 1001. It is preferable that the same material as that used in the peelable adhesive 206 employed in joining the semiconductor chip 205 and the support member 207 be used as the adhesive 1001. This is because it is possible to perform peeling by the same process.
  • [0198]
    The insulating layer 210 has a concave portion capable of encapsulating the semiconductor 205. The first through holes 209 are formed in a bottom surface of the concave portion. The second through holes 1002 are formed in the frame which form the opening of the concave portion. Further, the wiring grooves 303 are provided in a surface that is opposite to the bottom surface of the concave portion. The insulating layer 210 is disposed in a state where the bottom surface of the concave portion faces the surface of the semiconductor chip 205 on which connection pads 203 are formed.
  • [0199]
    A method of forming the second through holes 1002 is performed similar to that used for forming the first through holes 209. Preferably the same processing method is performed. For example, for cases where the first through holes 209 are formed by molding, the second through holes 1002 are also formed by the same molding process. This is because the manufacturing efficiency increases, and the process precision increases.
  • [0200]
    Referring to FIG. 10C, the wiring conductive layer 211 is then formed filling the wiring grooves 303 that are provided in the insulating layer 210. In addition, the first through holes 209 and the second through holes 1002 are filled at the same time with this embodiment by the process of forming the wiring conductive layer 211. That is, in this embodiment the wiring conductive layer 211, the connecting conductors 212, and the connecting portions 1003 are formed by using the same material. Joining interfaces between the wiring conductive layer 211 and the connecting conductors 212, and joining interfaces between the wiring conductive layer 211 and the connecting portions 1003 are therefore not formed. Specifically, the wiring conductive layer 211, the connecting conductors 212, and the connecting portions 1003 are formed by using electroplating with the method of manufacturing a semiconductor device according to this embodiment.
  • [0201]
    The wiring conductive layer 211 on the insulating layer 210 is partially removed next, thus ensuring that short circuits between adjacent wiring conductive layers 211 that fill the wiring grooves 303 do not develop. It is preferable to use a leveling, polishing process such as CMP as the removing method. As a result, the wirings 213, at least a portion thereof being embedded, are formed in the substantially flat surface that is formed by processing the insulating layer 210, as shown in FIG. 10D.
  • [0202]
    It is preferable that steps between the exposed surface of the insulating layer 210 and the wirings 213 be equal to or less than 10 ?m in height at this point. This is because there is a possibility that the build-up multi-layer substrate will be formed directly contacting the insulating layer 210 in this embodiment, and the likelihood that wire breakage will occur in wirings within the build-up multi-layer substrate increases for cases where the step is greater than 10 ?m.
  • [0203]
    The build-up multi-layer substrate is then disposed on the insulating layer 210. Referring to FIG. 10E, the build-up multi-layer substrate 1004 may be formed directly on the insulating layer 210. A separately formed build-up multi-layer substrate may also be joined by using a suitable connecting material, for example solder bumps or a conductive paste.
  • [0204]
    The support member 207 is then removed by a manufacturing method that is similar to the manufacturing methods employed in the other embodiments described above. By laminating a plurality of the semiconductor devices so that the connecting portions 1005 formed on the build-up multi-layer substrate are electrically connected to the exposed end surfaces of the connecting portions 1003 that are provided in the other semiconductor devices, through the connecting conductors 703, a laminate of the semiconductor devices that are provided with the build-up multi-layer substrates is thus formed as shown in FIG. 10E. It should be noted that metallic bumps, for example solder bump, or a conductive paste may be employed as the connecting conductors that are used in making mutual connections between the semiconductor devices.
  • [0205]
    It should be noted that, although the support member 207 is removed in this embodiment, the support member 207 need not be removed, and may instead be used as a heat radiating disc of the semiconductor chip 205, for example. In this case, a conventionally used heat resistant adhesive made from an epoxy resin or the like may be used as a substitute for the peelable adhesive 206 that is employed between the semiconductor chip 205 and the support member 207. Further, for cases in which a conductor is used in the support member 207, a conductive adhesive may be used between the connectors 1003 and the support member 207 as a substitute for the peelable adhesive 206. In addition, it becomes possible to use the connectors 1003 as wirings for a plurality of types of signals by forming electrically insulated regions in the support member 207, and connecting the connectors 1003 at these regions.
  • [0206]
    Furthermore, the semiconductor device according to the third embodiment may also be manufactured by using the manufacturing method of this embodiment. In this case the insulating layer 210 is not provided with the wiring grooves 303. After forming the wiring conductive layer 211, the wiring conductive layer 211 is then partially removed by using the conventional technique of photofabrication. The wirings 213 are thus formed.
  • [0207]
    It is apparent that the present invention is not limited to the above embodiments, but may be modified and changed without departing from the scope and spirit of the invention.

Claims (18)

What is claimed is:
1. A method for manufacturing a semiconductor device, comprising:
forming a resist post on a connection pad of a semiconductor chip;
forming an insulating layer that covers the semiconductor chip and the resist post;
removing a part of the insulating layer to expose a surface of the resist post;
removing the resist post to form a through hole in the insulating layer, the through hole thereby exposing the connection pad; and
forming a wiring layer that is in electrical contact with the connection pad via the through hole and is elongated over the insulating layer.
2. A method according to claim 1, wherein the wiring layer is formed by plating.
3. A method according to claim 1, further comprising:
connecting a circuit board and the insulating layer having the wiring layer after forming the wiring.
4. A method according to claim 1, further comprising:
connecting a support member to a rear surface of the semiconductor chip that is on the side opposite to a surface on which the connection pad is formed, after forming the resist post; and
removing the support member after forming the wiring layer.
5. A method according to claim 1, wherein the resist post has a shape whose horizontal cross sectional area becomes larger from a bottom surface of the resist post contacting the connection pad toward the other surface of the resist post that is on the side opposite to the bottom surface.
6. A method according to claim 1, wherein a value found by dividing the depth of the through hole by a reduced radius for a surface that is parallel to an opening surface of the through hole and that has a maximum surface area is equal to or greater than 1.
7. A method according to claim 1, further comprising:
forming a groove in a front surface of the insulating layer, after exposing the surface of the resist post, wherein the groove is connecting to the through hole, and a part of the wiring layer is embedded in the groove.
8. A method for manufacturing a semiconductor device, comprising:
forming a first resist post on a connection pad of a semiconductor chip;
forming a second resist post on a support member;
mounting the semiconductor chip on the support member apart from the second resist post;
forming an insulating layer that covers the semiconductor chip, the first resist post, and the second resist post;
removing the insulating layer to expose a surface of the first resist post and a surface of the second resist post;
removing the first resist post and the second resist post to form a first through hole and a second through hole in the insulating layer, the first through hole thereby exposing the connection pad, and the second through hole thereby exposing the support member;
forming a wiring layer that is in electrical contact with the connection pad via the first through hole and is in contact with the support member via the second through hole and is elongated over the insulating layer; and
removing at least a part of the support member to expose the wiring layer as a rear pad in a surface of the insulating layer opposite to a surface in which the first through hole is formed.
9. A method according to claim 8, wherein the wiring layer is formed by plating.
10. A method according to claim 8, further comprising:
preparing a plurality of the semiconductor devices;
connecting the rear pad of one of the semiconductor devices to the wiring layer of another semiconductor device electrically to laminate the plurality of the semiconductor devices.
11. A method according to claim 10, wherein the rear pad of one of the semiconductor devices and the wiring layer of another semiconductor device are connected via a solder bump or a conductive paste.
12. A method according to claim 8, further comprising:
preparing a plurality of the semiconductor devices;
forming a build-up multi-layer substrate on the wiring layer of each of the semiconductor devices, the build-up multi-layer substrate having a connection portion on a surface opposite to a surface facing the wiring layer;
connecting the rear pad of one of the semiconductor devices to the connection portion of the build-up multi-layer substrate formed on another semiconductor device electrically to laminate the plurality of the semiconductor devices.
13. A semiconductor apparatus having a first semiconductor device,
said first semiconductor device comprising:
a first semiconductor chip having a first front surface having thereon a first connection pad and a first back surface opposing to said first front surface;
a first resin body encapsulating said first semiconductor chip with leaving said first back surface of said semiconductor chip exposed from said first resin body, said first back surface of said first semiconductor chip being thereby in substantially same plane as a surface of said first resin body;
a first through hole selectively formed in said first resin body to expose a part of said first connection pad;
a second through hole penetrating said first resin body; and
a first conductive layer connected to said part of said first connection pad via said first through hole, elongated over said first resin body, inserted in said second through hole and terminated to be in substantially same plane as the surface of said first resin body.
14. The apparatus as claimed in claim 13, wherein each of said first and second through holes is filled up with said first conductive layer.
15. The apparatus as claimed in claim 14, wherein said first conductive layer is formed continuously over a whole area by said first conductive layer being formed in one time.
16. The apparatus as claimed in claim 13, further comprising a second semiconductor device and a conductor,
said second semiconductor device comprising:
a second semiconductor chip having a second front surface having thereon a second connection pad and a second back surface opposing to said second front surface;
a second resin body encapsulating said second semiconductor chip with leaving said second back surface of said second semiconductor chip exposed from said second resin body, said second back surface of said second semiconductor chip being thereby in substantially same plane as a surface of said second resin body;
a third through hole selectively formed in said second resin body to expose a part of said second connection pad;
a fourth through hole penetrating said second resin body; and
a second conductive layer connected to said part of said second connection pad via said third through hole, elongated over said second resin body, inserted in said fourth through hole and terminated to be in substantially same plane as the surface of said second resin body;
said first semiconductor device being stacked on said second semiconductor device with an intervention of said conductor which electrically connects said first conductive layer to said second conductive layer.
17. The device as claimed in claim 16, wherein each of said first and second through holes is filled up with said first conductive layer and each of said third and fourth through holes is filled up with said second conductive layer.
18. The apparatus as claimed in claim 17, wherein said first conductive layer is formed continuously over a whole area by said first conductive layer being formed in one time and said second conductive layer is formed continuously over a whole area by said second conductive layer being formed in one time.
US10771451 2003-02-06 2004-02-05 Method of forming a connecting conductor and wirings of a semiconductor chip Abandoned US20040154163A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP30119/2003 2003-02-06
JP2003030119A JP4052955B2 (en) 2003-02-06 2003-02-06 A method of manufacturing a semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11521354 US7498249B2 (en) 2003-02-06 2006-09-15 Method of forming a connecting conductor and wirings of a semiconductor chip

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11521354 Division US7498249B2 (en) 2003-02-06 2006-09-15 Method of forming a connecting conductor and wirings of a semiconductor chip

Publications (1)

Publication Number Publication Date
US20040154163A1 true true US20040154163A1 (en) 2004-08-12

Family

ID=32820849

Family Applications (2)

Application Number Title Priority Date Filing Date
US10771451 Abandoned US20040154163A1 (en) 2003-02-06 2004-02-05 Method of forming a connecting conductor and wirings of a semiconductor chip
US11521354 Active 2024-07-01 US7498249B2 (en) 2003-02-06 2006-09-15 Method of forming a connecting conductor and wirings of a semiconductor chip

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11521354 Active 2024-07-01 US7498249B2 (en) 2003-02-06 2006-09-15 Method of forming a connecting conductor and wirings of a semiconductor chip

Country Status (2)

Country Link
US (2) US20040154163A1 (en)
JP (1) JP4052955B2 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060131746A1 (en) * 2004-12-22 2006-06-22 Sanyo Electric Co., Ltd. Circuit device
US20070124929A1 (en) * 2003-08-28 2007-06-07 Kohichi Ohsumi Method for manufacturing printed wiring board and printed wiring board
WO2007137742A1 (en) * 2006-06-01 2007-12-06 Hahn-Schickard Gesellschaft Für Angewandte Forschung E.V. Method for the production of an electronic subassembly, associated subassembly, and assembly comprising at least one such subassembly
US20080237834A1 (en) * 2007-03-29 2008-10-02 Advanced Chip Engineering Technology Inc. Chip packaging structure and chip packaging process
US20090223046A1 (en) * 2008-02-29 2009-09-10 Shinko Electric Industries, Co., Ltd. Method of manufacturing wiring board and method of manufacturing semiconductor package
US20090316373A1 (en) * 2008-06-19 2009-12-24 Samsung Electro-Mechanics Co. Ltd. PCB having chips embedded therein and method of manfacturing the same
US20100230823A1 (en) * 2009-03-13 2010-09-16 Shinko Electric Industries Co., Ltd. Semiconductor device, electronic device and method of manufacturing semiconductor device
US20100242272A1 (en) * 2007-09-18 2010-09-30 Samsung Electro-Mechanics Co., Ltd. Method of manufacturing printed circuit board
US20110031607A1 (en) * 2009-08-06 2011-02-10 Advanced Chip Engineering Technology Inc. Conductor package structure and method of the same
US20110031594A1 (en) * 2009-08-06 2011-02-10 Advanced Chip Engineering Technology Inc. Conductor package structure and method of the same
US20110216515A1 (en) * 2010-03-05 2011-09-08 Samsung Electro-Mechanics Co., Ltd. Electro device embedded printed circuit board and manufacturing method thereof
CN102315187A (en) * 2010-03-03 2012-01-11 育霈科技股份有限公司 Conductor package structure
CN102668065A (en) * 2009-11-27 2012-09-12 住友电木株式会社 Production method for electronic device, electronic device, production method for electronic device package, and electronic device package
US8536691B2 (en) 2006-11-06 2013-09-17 Renesas Electronics Corporation Semiconductor device and method for manufacturing the same
US9349667B2 (en) * 2014-02-11 2016-05-24 Sts Semiconductor & Telecommunications Co., Ltd. Method of manufacturing stacked package
US9622383B2 (en) * 2013-02-05 2017-04-11 Denso Corporation Heat radiation structure of electric device and method for manufacturing the same

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100708872B1 (en) * 2004-09-08 2007-04-17 디엔제이 클럽 인코 packaged integrated circuit device
JP2007049154A (en) * 2005-08-10 2007-02-22 Phoenix Precision Technology Corp Chip embedded package structure and manufacturing method therefor
JP2007103716A (en) * 2005-10-05 2007-04-19 Sony Corp Semiconductor device and manufacturing method thereof
JP2007103715A (en) * 2005-10-05 2007-04-19 Sony Corp Semiconductor device and manufacturing method thereof
JP4949719B2 (en) * 2006-04-07 2012-06-13 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
US20080245551A1 (en) * 2007-04-09 2008-10-09 Phoenix Precision Technology Corporation Circuit board structure for embedding semiconductor chip therein and method for fabricating the same
KR100856209B1 (en) * 2007-05-04 2008-09-03 삼성전자주식회사 Printed circuit board with embedded integrated circuit and method for fabricating thereof
US8242381B2 (en) * 2007-07-20 2012-08-14 Azurewave Technologies, Inc. Chip-level through hole structure of electronic package
JP5107187B2 (en) * 2008-09-05 2012-12-26 新光電気工業株式会社 The method of manufacturing the electronic component package
JP5296636B2 (en) * 2009-08-21 2013-09-25 新光電気工業株式会社 A method of manufacturing a semiconductor package
JP5581519B2 (en) * 2009-12-04 2014-09-03 新光電気工業株式会社 Semiconductor package and a method of manufacturing the same
US20130237055A1 (en) * 2010-06-11 2013-09-12 Imec Method of redistributing functional element
JP5682280B2 (en) * 2010-12-13 2015-03-11 住友ベークライト株式会社 Manufacturing process of a manufacturing method and a semiconductor package of the semiconductor device encapsulant
JP2012146963A (en) * 2010-12-20 2012-08-02 Shinko Electric Ind Co Ltd Manufacturing method of semiconductor package and the semiconductor package
US8461691B2 (en) * 2011-04-29 2013-06-11 Infineon Technologies Ag Chip-packaging module for a chip and a method for forming a chip-packaging module

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111278A (en) * 1991-03-27 1992-05-05 Eichelberger Charles W Three-dimensional multichip module systems
US5219787A (en) * 1990-07-23 1993-06-15 Microelectronics And Computer Technology Corporation Trenching techniques for forming channels, vias and components in substrates
US5998293A (en) * 1996-06-05 1999-12-07 Advanced Micro Devcies, Inc. Multilevel interconnect structure of an integrated circuit having air gaps and pillars separating levels of interconnect
US6037244A (en) * 1997-03-19 2000-03-14 Advanced Microdevices, Inc. Method of manufacturing a semiconductor device using advanced contact formation
US6096655A (en) * 1998-09-02 2000-08-01 International Business Machines, Corporation Method for forming vias and trenches in an insulation layer for a dual-damascene multilevel interconnection structure
US6309957B1 (en) * 2000-04-03 2001-10-30 Taiwan Semiconductor Maufacturing Company Method of low-K/copper dual damascene
US20020164544A1 (en) * 2001-05-02 2002-11-07 Advanced Micro Devices, Inc. Dual damascene using removable via studs
US6518165B1 (en) * 1998-07-28 2003-02-11 Korea Advanced Institute Of Science And Technology Method for manufacturing a semiconductor device having a metal layer floating over a substrate
US20030186558A1 (en) * 2002-03-29 2003-10-02 Brenner Michael F. Planarization for integrated circuits
US20030186536A1 (en) * 2002-03-29 2003-10-02 Brenner Michael F. Via formation in integrated circuits by use of sacrificial structures
US6642139B1 (en) * 2002-06-28 2003-11-04 Macronix International Co., Ltd. Method for forming interconnection structure in an integration circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11233678A (en) 1998-02-16 1999-08-27 Sumitomo Metal Electronics Devices Inc Manufacture of ic package
JP3706492B2 (en) 1998-12-25 2005-10-12 三洋電機株式会社 Semiconductor device and manufacturing method thereof
JP3277997B2 (en) 1999-06-29 2002-04-22 日本電気株式会社 Ball grid array package and a method of manufacturing the same
JP2001339011A (en) 2000-03-24 2001-12-07 Shinko Electric Ind Co Ltd Semiconductor device and its manufacturing method
JP2001291721A (en) 2000-04-06 2001-10-19 Nec Corp Wiring structure, method of forming conductive pattern, semiconductor device, and method of manufacturing the same
JP2002093942A (en) 2000-09-14 2002-03-29 Nec Corp Semiconductor device and its manufacturing method
JP3851517B2 (en) 2001-04-18 2006-11-29 カシオマイクロニクス株式会社 Semiconductor device and manufacturing method thereof that junction structure

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5219787A (en) * 1990-07-23 1993-06-15 Microelectronics And Computer Technology Corporation Trenching techniques for forming channels, vias and components in substrates
US5111278A (en) * 1991-03-27 1992-05-05 Eichelberger Charles W Three-dimensional multichip module systems
US5998293A (en) * 1996-06-05 1999-12-07 Advanced Micro Devcies, Inc. Multilevel interconnect structure of an integrated circuit having air gaps and pillars separating levels of interconnect
US6037244A (en) * 1997-03-19 2000-03-14 Advanced Microdevices, Inc. Method of manufacturing a semiconductor device using advanced contact formation
US6518165B1 (en) * 1998-07-28 2003-02-11 Korea Advanced Institute Of Science And Technology Method for manufacturing a semiconductor device having a metal layer floating over a substrate
US6096655A (en) * 1998-09-02 2000-08-01 International Business Machines, Corporation Method for forming vias and trenches in an insulation layer for a dual-damascene multilevel interconnection structure
US6309957B1 (en) * 2000-04-03 2001-10-30 Taiwan Semiconductor Maufacturing Company Method of low-K/copper dual damascene
US20020164544A1 (en) * 2001-05-02 2002-11-07 Advanced Micro Devices, Inc. Dual damascene using removable via studs
US20030186558A1 (en) * 2002-03-29 2003-10-02 Brenner Michael F. Planarization for integrated circuits
US20030186536A1 (en) * 2002-03-29 2003-10-02 Brenner Michael F. Via formation in integrated circuits by use of sacrificial structures
US20050020046A1 (en) * 2002-03-29 2005-01-27 Brenner Michael F. Planarization for integrated circuits
US6642139B1 (en) * 2002-06-28 2003-11-04 Macronix International Co., Ltd. Method for forming interconnection structure in an integration circuit

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070124929A1 (en) * 2003-08-28 2007-06-07 Kohichi Ohsumi Method for manufacturing printed wiring board and printed wiring board
US7540082B2 (en) * 2003-08-28 2009-06-02 International Business Machines Corporation Method for manufacturing printed wiring board
US8093699B2 (en) * 2004-12-22 2012-01-10 Sanyo Electric Co., Ltd. Circuit device with circuit board and semiconductor chip mounted thereon
US20060131746A1 (en) * 2004-12-22 2006-06-22 Sanyo Electric Co., Ltd. Circuit device
WO2007137742A1 (en) * 2006-06-01 2007-12-06 Hahn-Schickard Gesellschaft Für Angewandte Forschung E.V. Method for the production of an electronic subassembly, associated subassembly, and assembly comprising at least one such subassembly
US8536691B2 (en) 2006-11-06 2013-09-17 Renesas Electronics Corporation Semiconductor device and method for manufacturing the same
US20080237834A1 (en) * 2007-03-29 2008-10-02 Advanced Chip Engineering Technology Inc. Chip packaging structure and chip packaging process
US8304923B2 (en) * 2007-03-29 2012-11-06 ADL Engineering Inc. Chip packaging structure
US20100242272A1 (en) * 2007-09-18 2010-09-30 Samsung Electro-Mechanics Co., Ltd. Method of manufacturing printed circuit board
US7882626B2 (en) * 2008-02-29 2011-02-08 Shinko Electric Industries Co., Ltd. Method of manufacturing wiring board having a semiconductor thereon
US20090223046A1 (en) * 2008-02-29 2009-09-10 Shinko Electric Industries, Co., Ltd. Method of manufacturing wiring board and method of manufacturing semiconductor package
US20090316373A1 (en) * 2008-06-19 2009-12-24 Samsung Electro-Mechanics Co. Ltd. PCB having chips embedded therein and method of manfacturing the same
US20100230823A1 (en) * 2009-03-13 2010-09-16 Shinko Electric Industries Co., Ltd. Semiconductor device, electronic device and method of manufacturing semiconductor device
US8294253B2 (en) 2009-03-13 2012-10-23 Shinko Electric Industries Co., Ltd. Semiconductor device, electronic device and method of manufacturing semiconductor device, having electronic component, sealing resin and multilayer wiring structure
US20110031594A1 (en) * 2009-08-06 2011-02-10 Advanced Chip Engineering Technology Inc. Conductor package structure and method of the same
US20110031607A1 (en) * 2009-08-06 2011-02-10 Advanced Chip Engineering Technology Inc. Conductor package structure and method of the same
CN102668065A (en) * 2009-11-27 2012-09-12 住友电木株式会社 Production method for electronic device, electronic device, production method for electronic device package, and electronic device package
CN102315187A (en) * 2010-03-03 2012-01-11 育霈科技股份有限公司 Conductor package structure
US20110216515A1 (en) * 2010-03-05 2011-09-08 Samsung Electro-Mechanics Co., Ltd. Electro device embedded printed circuit board and manufacturing method thereof
US9622383B2 (en) * 2013-02-05 2017-04-11 Denso Corporation Heat radiation structure of electric device and method for manufacturing the same
US9349667B2 (en) * 2014-02-11 2016-05-24 Sts Semiconductor & Telecommunications Co., Ltd. Method of manufacturing stacked package

Also Published As

Publication number Publication date Type
US7498249B2 (en) 2009-03-03 grant
JP2004241660A (en) 2004-08-26 application
JP4052955B2 (en) 2008-02-27 grant
US20070020907A1 (en) 2007-01-25 application

Similar Documents

Publication Publication Date Title
US6593220B1 (en) Elastomer plating mask sealed wafer level package method
US7294922B2 (en) Semiconductor device and method of manufacturing the same
US6525407B1 (en) Integrated circuit package
US6803324B2 (en) Semiconductor device and its manufacturing method
US7074703B2 (en) Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument
US6306680B1 (en) Power overlay chip scale packages for discrete power devices
US7294929B2 (en) Solder ball pad structure
US5744758A (en) Multilayer circuit board and process of production thereof
US6982487B2 (en) Wafer level package and multi-package stack
US6506664B1 (en) Method of transferring ultra-thin substrates and application of the method to the manufacture of a multi-layer thin film device
US7842541B1 (en) Ultra thin package and fabrication method
US7294920B2 (en) Wafer-leveled chip packaging structure and method thereof
US7049170B2 (en) Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
US7011988B2 (en) Build-up structures with multi-angle vias for Chip to Chip interconnects and optical bussing
US20050017338A1 (en) Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument
US20090166873A1 (en) Inter-connecting structure for semiconductor device package and method of the same
US20050161799A1 (en) Semiconductor device having conducting portion of upper and lower conductive layers, and method of fabricating the same
US20010052647A1 (en) Laminated integrated circuit package
US7060601B2 (en) Packaging substrates for integrated circuits and soldering methods
US20070096292A1 (en) Electronic-part built-in substrate and manufacturing method therefor
US5485038A (en) Microelectronic circuit substrate structure including photoimageable epoxy dielectric layers
US20020121689A1 (en) Flip chip type semiconductor device and method for manufacturing the same
US7235477B2 (en) Multi-layer interconnection circuit module and manufacturing method thereof
US7605463B2 (en) Interposer and method for producing the same and electronic device
US20040192033A1 (en) Semiconductor device, method of manufacturing the same, circuit board, and electronic instrument

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIYAZAKI, SHINICHI;HONDA, HIROKAZU;OOYACHI, KENJI;REEL/FRAME:014966/0602

Effective date: 20040128