US20040128830A1 - Mapable tape apply for LOC and BOC packages - Google Patents
Mapable tape apply for LOC and BOC packages Download PDFInfo
- Publication number
- US20040128830A1 US20040128830A1 US10/723,792 US72379203A US2004128830A1 US 20040128830 A1 US20040128830 A1 US 20040128830A1 US 72379203 A US72379203 A US 72379203A US 2004128830 A1 US2004128830 A1 US 2004128830A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- circuit die
- wafer
- act
- set forth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
- Y10T29/53178—Chip component
Definitions
- the present invention relates generally to integrated circuit packaging and, more particularly, to a method and apparatus for attaching an integrated circuit die to a leadframe or substrate.
- a single integrated circuit die is typically encapsulated within a sealed package to be mounted on a printed circuit board (PCB) or a similar apparatus for incorporation into a system.
- the integrated circuit die is generally encapsulated within a molding compound to protect the die from external contamination or physical damage. Because the integrated circuit die is generally encapsulated, the encapsulated integrated circuit package also provides a system of interconnects for electrically coupling the integrated circuit die to a (PCB) or other external circuitry.
- LOC lead-on-chip
- BOC board-on-chip
- an integrated circuit die is typically attached to a leadframe.
- a leadframe is a metal flame comprised of a plurality of lead fingers.
- the integrated circuit die is physically attached to the lead fingers by an adhesive, such as tape or epoxy, and electrically coupled to the lead fingers by bond wires.
- the die Prior to the encapsulation process, the die is typically mounted to the lower surfaces of the lead fingers.
- the lead fingers are electrically coupled to the integrated circuit die by bond wires which extend from the lead finger to pads along the center of the integrated circuit die.
- the leadframe package is then encapsulated such that the lead fingers extending from the integrated circuit die protrude from the edges of the molding compound used to encapsulate the module.
- a molded package is then excised from the leadframe resulting in an encapsulated integrated circuit die with lead fingers extending outside of the molding compound to electrically couple the integrated circuit die to a PCB or other electrical device.
- the integrated circuit die is attached to a substrate.
- the integrated circuit die is mounted on the substrate “face-down.”
- the substrate contains a slot. Since the integrated circuit die is mounted face-down, the bond pads on the surface of the integrated circuit die are arranged to correlate with the slot opening in the substrate. Bond wires are attached from the bond pads on the integrated circuit die to the backside of the substrate.
- the substrate contains conductive traces to distribute electrical signals to pads along the backside of the substrate which will eventually be attached to a PCB or other external device.
- the integrated circuit die may be attached to the substrate “face-up”. That is to say that the side of the integrated circuit die containing the bond pads for wire bonding the integrated circuit die to the substrate is left exposed on the top surface.
- This is known as chip-on-board or COB packaging.
- the backside of the integrated circuit die i.e., the side not containing the bond pads, is adhered to the substrate.
- bond wires are attached from the surface of the integrated circuit die down to pads on the surface of the substrate.
- the substrate contains conductive traces which route signals from the top side of the substrate to the backside of the substrate.
- the integrated circuit die is mounted to the substrate face-up (COB) or face-down (BOC)
- either the die or the substrate is generally disposed with an adhesive, such as tape or epoxy, in order to attach the die to the substrate.
- the entire package is generally encapsulated in a molding compound.
- Various techniques such as pin grid array (PGA) or ball grid array (BGA), may be incorporated to provide a means of connecting the integrated circuit package to the PCB or other external device.
- LOC leadframe
- BOC/COB substrate
- One method of attaching the integrated circuit die to the leadframe or substrate is to attach an adhesive directly to the lead fingers or the substrate.
- Another means of attaching the integrated circuit die to the leadframe or the substrate is to apply tape or to screen print the entire wafer with an adhesive epoxy before the integrated circuit dies are singulated and attached to the leadframe or substrate.
- this method will result in a waste of material since all of the integrated circuit dies, including those which may be electrically faulty, are covered with the adhesive or tape. Since the faulty dies will be discarded, this method disadvantageously wastes the adhesive material. What is needed is a simple method for attaching the integrated circuit die to a leadframe or substrate which may be easily implemented in current manufacturing systems and which mitigates the waste of production material.
- the tape decal or adhesive is applied to the leadframe or substrate first, either in-house or at the leadframe or substrate supplier.
- the integrated circuit chip is attached to the tape on the frame or the substrate.
- One problem with this method is that most integrated circuit chip assemblers do not have the capability to apply tape decals or adhesive to an LOC leadframe or BOC/COB substrate. Therefore, the tape or adhesive is generally attached by the supplier of the leadframe or substrate. This lack of ability increases the leadframe and unit costs.
- the present invention may address one or more of the problems set forth above.
- a method for attaching an integrated circuit die to a leadframe comprising the steps of: fabricating a plurality of Integrated circuit die on a wafer; testing the integrated circuit die on the wafer to determine electrically good integrated circuit die; providing a wafer map depicting the electrically good integrated circuit die; disposing an adhesive material onto the electrically good circuit die in accordance with the wafer map; singulating the integrated circuit die; adhering the good integrated circuit die to a leadframe; electrically coupling the good integrated circuit die to a plurality of fingers on the leadframe to form an integrated circuit package; and excising the integrated circuit package from the leadframe.
- a method of attaching an integrated circuit die to a substrate comprising: fabricating a plurality of integrated circuit die on a wafer; testing the integrated circuit die on the wafer to determine electrically good integrated circuit die; producing a wafer map depicting the electrically good integrated circuit die; grinding the wafer to a desired thickness; disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map; singulating the integrated circuit die; adhering the good integrated circuit die to a substrate; and electrically coupling the good integrated circuit die to a plurality of bonding pads on the substrate to form an integrated circuit package.
- a method for disposing an adhesive material onto an integrated circuit die comprising: fabricating a plurality of integrated circuit die on a wafer; testing the integrated circuit die on the wafer to determine electrically good integrated circuit die; producing a wafer map depicting the electrically good integrated circuit die; and disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map.
- a wafer having an adhesive material disposed on only the electrically good integrated circuit die.
- One advantage of the present invention is that it can be easily implemented in-house where the integrated circuit chip assembly takes place. It can easily be incorporated into the present assembly process. Further, by using the wafer map from probe and only applying tape or adhesive to the electrically good die, the amount of wasted tape or adhesive is reduced. Advantageously, this will cut down on overall component cost.
- FIG. 1 illustrates a top view of an exemplary embodiment of a LOC package
- FIG. 2 illustrates a cross-section of the exemplary embodiment of a LOC package taken along line 2 - 2 ;
- FIG. 3 illustrates an exploded perspective view of a BOC package
- FIG. 4 illustrates a cross-section of the BOC package taken along line 4 - 4 ;
- FIG. 5 illustrates a integrated circuit wafer with tape attached to known good die in accordance with the present invention
- FIG. 6 illustrates a process for providing an integrated circuit package in accordance with the present invention.
- FIG. 1 illustrates an exemplary embodiment of an LOC package generally designated as reference numeral 10 .
- the integrated circuit die 20 is attached to the leadframe 30 by tape strips 40 .
- the integrated circuit die 20 may be attached to the leadframe 30 using an adhesive paste.
- the tape strips 40 are first coupled to the integrated circuit die 20 and then pressed onto the leadframe 30 .
- the tape strips 40 (or paste) alternatively may be attached to the leadframe 30 first.
- the leadframe 30 includes a plurality of lead fingers 50 .
- the lead fingers 50 are comprised of a conductive metal and are routed from the inside of the leadframe 30 to a region beyond the package border 60 .
- the package border 60 demarcates the outer border of the molding compound once the package has been encapsulated.
- the integrated circuit die 20 includes a plurality of bonding pads 70 which are located on the backside of the integrated circuit die 20 .
- the tape 40 is also attached to the backside of integrated circuit die 20 .
- the bonding pads 70 are used to electrically couple the integrated circuit die 20 to the lead fingers 50 to route signals from the integrated circuit die 20 to the lead fingers 50 .
- Bonding pads 70 are attached to the lead fingers 50 by a plurality of bond wires 80 .
- FIG. 2 illustrates a cross-section taken along line 2 - 2 of the LOC package illustrated in FIG. 1, after the encapsulation process has taken place and the integrated circuit package 95 has been excised from the leadframe.
- the integrated circuit die 20 is attached to the lead fingers 50 by the tape strips 40 .
- the integrated circuit die 20 is electrically coupled to the lead fingers 50 by bond wires 80 which extend from bonding pads 70 located on the integrated circuit die 20 to the lead fingers 50 .
- bond wires 80 which extend from bonding pads 70 located on the integrated circuit die 20 to the lead fingers 50 .
- molding compound 90 completely surrounds the integrated circuit package 95 to provide protection from environmental and physical damage.
- the lead fingers 50 extend beyond the package border 60 to provide a means of routing the electrical signals from the integrated circuit die 20 outside of the package.
- the lead fingers 50 may then be attached to a PCB 100 or other electrical device.
- FIG. 3 illustrates an exploded perspective view of a BOC package 105 .
- the integrated circuit die 20 is coupled to the substrate 110 by tape strips 40 or an adhesive paste.
- the integrated circuit die 20 includes a plurality of bonding pads 70 .
- the bonding pads 70 are configured to align with a slot 120 in the substrate 110 . Once the integrated circuit die 20 is attached to the substrate 110 , the bonding pads 70 on the integrated circuit die 20 will be exposed from the backside of the substrate 110 through the slot 120 .
- Bond wires may then be used to electrically couple the integrated circuit die 20 to the substrate 110 by using bond wires to connect bonding pads 70 on the integrated circuit die 20 to bonding pads 130 on the substrate 110 .
- the bonding pads 130 are electrically coupled to ball pads 140 by conductive traces contained within the substrate 110 .
- the ball pads 140 are used to route the electrical signals from the integrated circuit die 20 through the substrate 110 and outside the package 105 once it has been encapsulated.
- the ball pads 140 may be configured to receive solder balls as in BGA surface mount techniques. Alternately, ball pads 140 may be replaced with pins if PGA surface mount technology is being implemented.
- FIG. 4 illustrates a cross-section of the BOC package 105 taken along line 4 - 4 after the encapsulation process has taken place.
- the integrated circuit die 20 is attached to the substrate 110 by tape strips 40 or an adhesive epoxy.
- the integrated circuit die 20 is electrically coupled to the substrate 110 by bond wires 80 .
- the bond wires 80 are coupled to a plurality of bonding pads 70 located on the integrated circuit die 20 and to bonding pads 130 located on the substrate 110 .
- the package 105 is encapsulated with a molding compound 90 which may completely encompass the integrated circuit die 20 and the substrate 110 .
- Ball pads 140 located on the backside of the substrate 110 are used to route the electrical signals to the outside of the package 105 .
- Bonding pads 130 are electrically coupled to the ball pads 140 by conductive traces (not shown) contained within the substrate 110 .
- Solder balls 150 may then be disposed on the ball pads 140 if BGA surface mount technology is implemented.
- the package may then be attached to a PCB or other external circuitry by means of the solder balls 150 .
- FIG. 5 illustrates an integrated circuit wafer 160 .
- the integrated circuit wafer 160 is comprised of a plurality of integrated circuit die. Before the integrated circuit wafer 160 is singulated into separate integrated circuit die, electrical tests are performed to determine which integrated circuit die are electrically good and which are electrically faulty. Once the semiconductor wafer 160 has been electrically tested, a wafer map indicating the locations of electrically good integrated circuit die 170 is produced. The wafer map may be used to dispose adhesive, such as tape strips 40 , on only those integrated circuit die which are electrically good. The electrically faulty integrated circuit die 180 are not disposed with the adhesive. Thus, there is no waste of adhesive on the electrically faulty integrated circuit die 180 which will be scrapped once all the dies are singulated.
- FIG. 6 illustrates a method of attaching an integrated circuit die to a substrate or leadframe according to the present invention.
- the process begins with fabricating the integrated circuit wafer (block 200 ).
- the wafer is probed to determine which integrated circuit die are electrically good, and a wafer map indicating which integrated circuit die are electrically good is generated (block 205 ).
- the integrated circuit wafer is ground to a desired thickness (block 210 ).
- the wafer map is used so that tape or adhesive epoxy is only attached to the electrically good die on the integrated circuit wafer (block 215 ).
- the die are singulated (block 220 ), and attached to the leadframe or substrate (block 225 ).
- the last step in the process is final assembly which generally includes operations such as wire bond, encapsulation, and ball attach and singulation (block 230 ).
Abstract
A method and apparatus for attaching an integrated circuit die to a leadframe or substrate. Specifically, a wafer, which is populated with integrated circuit dies, is electrically tested and a wafer map is generated depicting the electrically good dies. An adhesive material is deposited on only the electrically good dies in accordance with the wafer map. The electrically good integrated circuit die may then be attached to a leadframe or substrate.
Description
- 1. Field of the Invention
- The present invention relates generally to integrated circuit packaging and, more particularly, to a method and apparatus for attaching an integrated circuit die to a leadframe or substrate.
- 2. Background of the Related Art
- This section is intended to introduce the reader to various aspects of art which may be related to various aspects of the present invention which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art.
- The packaging of electrical circuits is a key element in the technological development of any device containing electrical components. A single integrated circuit die is typically encapsulated within a sealed package to be mounted on a printed circuit board (PCB) or a similar apparatus for incorporation into a system. The integrated circuit die is generally encapsulated within a molding compound to protect the die from external contamination or physical damage. Because the integrated circuit die is generally encapsulated, the encapsulated integrated circuit package also provides a system of interconnects for electrically coupling the integrated circuit die to a (PCB) or other external circuitry.
- Two common surface mount techniques include using lead-on-chip (LOC) and board-on-chip (BOC) packaging. For LOC packages, an integrated circuit die is typically attached to a leadframe. A leadframe is a metal flame comprised of a plurality of lead fingers. The integrated circuit die is physically attached to the lead fingers by an adhesive, such as tape or epoxy, and electrically coupled to the lead fingers by bond wires. Prior to the encapsulation process, the die is typically mounted to the lower surfaces of the lead fingers. The lead fingers are electrically coupled to the integrated circuit die by bond wires which extend from the lead finger to pads along the center of the integrated circuit die. The leadframe package is then encapsulated such that the lead fingers extending from the integrated circuit die protrude from the edges of the molding compound used to encapsulate the module. A molded package is then excised from the leadframe resulting in an encapsulated integrated circuit die with lead fingers extending outside of the molding compound to electrically couple the integrated circuit die to a PCB or other electrical device.
- For BOC packages, the integrated circuit die is attached to a substrate. The integrated circuit die is mounted on the substrate “face-down.” In this instance, the substrate contains a slot. Since the integrated circuit die is mounted face-down, the bond pads on the surface of the integrated circuit die are arranged to correlate with the slot opening in the substrate. Bond wires are attached from the bond pads on the integrated circuit die to the backside of the substrate. The substrate contains conductive traces to distribute electrical signals to pads along the backside of the substrate which will eventually be attached to a PCB or other external device.
- Alternately, the integrated circuit die may be attached to the substrate “face-up”. That is to say that the side of the integrated circuit die containing the bond pads for wire bonding the integrated circuit die to the substrate is left exposed on the top surface. This is known as chip-on-board or COB packaging. The backside of the integrated circuit die, i.e., the side not containing the bond pads, is adhered to the substrate. In a COB package, bond wires are attached from the surface of the integrated circuit die down to pads on the surface of the substrate. The substrate contains conductive traces which route signals from the top side of the substrate to the backside of the substrate.
- Regardless of whether the integrated circuit die is mounted to the substrate face-up (COB) or face-down (BOC), either the die or the substrate is generally disposed with an adhesive, such as tape or epoxy, in order to attach the die to the substrate. Finally, the entire package is generally encapsulated in a molding compound. Various techniques such as pin grid array (PGA) or ball grid array (BGA), may be incorporated to provide a means of connecting the integrated circuit package to the PCB or other external device.
- Furthermore, regardless of whether LOC or BOC/COB packaging technology is incorporated, a key component in the packaging process is the attachment of the integrated circuit die to the leadframe (LOC) or substrate (BOC/COB). One method of attaching the integrated circuit die to the leadframe or substrate is to attach an adhesive directly to the lead fingers or the substrate. However, this method may be an expensive and complicated process. Another means of attaching the integrated circuit die to the leadframe or the substrate is to apply tape or to screen print the entire wafer with an adhesive epoxy before the integrated circuit dies are singulated and attached to the leadframe or substrate. However, this method will result in a waste of material since all of the integrated circuit dies, including those which may be electrically faulty, are covered with the adhesive or tape. Since the faulty dies will be discarded, this method disadvantageously wastes the adhesive material. What is needed is a simple method for attaching the integrated circuit die to a leadframe or substrate which may be easily implemented in current manufacturing systems and which mitigates the waste of production material.
- According to the current process, the tape decal or adhesive is applied to the leadframe or substrate first, either in-house or at the leadframe or substrate supplier. Next, the integrated circuit chip is attached to the tape on the frame or the substrate. One problem with this method is that most integrated circuit chip assemblers do not have the capability to apply tape decals or adhesive to an LOC leadframe or BOC/COB substrate. Therefore, the tape or adhesive is generally attached by the supplier of the leadframe or substrate. This lack of ability increases the leadframe and unit costs.
- The present invention may address one or more of the problems set forth above.
- Certain aspects commensurate in scope with the disclosed embodiments are set forth below. It should be understood that these aspects are presented merely to provide the reader with a brief summary of certain forms the invention might take and that these aspects are not intended to limit the scope of the invention. Indeed, the invention may encompass a variety of aspects that may not be set forth below.
- In accordance with one aspect of the present invention, there is provided a method for attaching an integrated circuit die to a leadframe, comprising the steps of: fabricating a plurality of Integrated circuit die on a wafer; testing the integrated circuit die on the wafer to determine electrically good integrated circuit die; providing a wafer map depicting the electrically good integrated circuit die; disposing an adhesive material onto the electrically good circuit die in accordance with the wafer map; singulating the integrated circuit die; adhering the good integrated circuit die to a leadframe; electrically coupling the good integrated circuit die to a plurality of fingers on the leadframe to form an integrated circuit package; and excising the integrated circuit package from the leadframe.
- In accordance with another aspect of the present invention, there is provided a method of attaching an integrated circuit die to a substrate comprising: fabricating a plurality of integrated circuit die on a wafer; testing the integrated circuit die on the wafer to determine electrically good integrated circuit die; producing a wafer map depicting the electrically good integrated circuit die; grinding the wafer to a desired thickness; disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map; singulating the integrated circuit die; adhering the good integrated circuit die to a substrate; and electrically coupling the good integrated circuit die to a plurality of bonding pads on the substrate to form an integrated circuit package.
- In accordance with still another aspect of the present invention, there is provided a method for disposing an adhesive material onto an integrated circuit die comprising: fabricating a plurality of integrated circuit die on a wafer; testing the integrated circuit die on the wafer to determine electrically good integrated circuit die; producing a wafer map depicting the electrically good integrated circuit die; and disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map.
- In accordance with still another aspect of the present invention, there is provided a wafer having an adhesive material disposed on only the electrically good integrated circuit die.
- One advantage of the present invention is that it can be easily implemented in-house where the integrated circuit chip assembly takes place. It can easily be incorporated into the present assembly process. Further, by using the wafer map from probe and only applying tape or adhesive to the electrically good die, the amount of wasted tape or adhesive is reduced. Advantageously, this will cut down on overall component cost.
- The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which:
- FIG. 1 illustrates a top view of an exemplary embodiment of a LOC package;
- FIG. 2 illustrates a cross-section of the exemplary embodiment of a LOC package taken along line2-2;
- FIG. 3 illustrates an exploded perspective view of a BOC package;
- FIG. 4 illustrates a cross-section of the BOC package taken along line4-4;
- FIG. 5 illustrates a integrated circuit wafer with tape attached to known good die in accordance with the present invention;
- FIG. 6 illustrates a process for providing an integrated circuit package in accordance with the present invention.
- One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure.
- Turning now to the drawings, FIG. 1 illustrates an exemplary embodiment of an LOC package generally designated as
reference numeral 10. The integrated circuit die 20 is attached to theleadframe 30 by tape strips 40. Alternately, the integrated circuit die 20 may be attached to theleadframe 30 using an adhesive paste. In this illustration, the tape strips 40 are first coupled to the integrated circuit die 20 and then pressed onto theleadframe 30. As previously discussed, the tape strips 40 (or paste) alternatively may be attached to theleadframe 30 first. Theleadframe 30 includes a plurality oflead fingers 50. Thelead fingers 50 are comprised of a conductive metal and are routed from the inside of theleadframe 30 to a region beyond thepackage border 60. Thepackage border 60 demarcates the outer border of the molding compound once the package has been encapsulated. - The integrated circuit die20 includes a plurality of
bonding pads 70 which are located on the backside of the integrated circuit die 20. Thetape 40 is also attached to the backside of integrated circuit die 20. Thebonding pads 70 are used to electrically couple the integrated circuit die 20 to thelead fingers 50 to route signals from the integrated circuit die 20 to thelead fingers 50.Bonding pads 70 are attached to thelead fingers 50 by a plurality ofbond wires 80. - FIG. 2 illustrates a cross-section taken along line2-2 of the LOC package illustrated in FIG. 1, after the encapsulation process has taken place and the
integrated circuit package 95 has been excised from the leadframe. The integrated circuit die 20 is attached to thelead fingers 50 by the tape strips 40. The integrated circuit die 20 is electrically coupled to thelead fingers 50 bybond wires 80 which extend frombonding pads 70 located on the integrated circuit die 20 to thelead fingers 50. In this illustration, the encapsulation process has already taken place. Thus,molding compound 90 completely surrounds theintegrated circuit package 95 to provide protection from environmental and physical damage. Thelead fingers 50 extend beyond thepackage border 60 to provide a means of routing the electrical signals from the integrated circuit die 20 outside of the package. Thelead fingers 50 may then be attached to aPCB 100 or other electrical device. - FIG. 3 illustrates an exploded perspective view of a
BOC package 105. For the sake of clarity, elements similar to the elements previously described will be designated by like reference numerals. Here, the integrated circuit die 20 is coupled to thesubstrate 110 bytape strips 40 or an adhesive paste. The integrated circuit die 20 includes a plurality ofbonding pads 70. Thebonding pads 70 are configured to align with aslot 120 in thesubstrate 110. Once the integrated circuit die 20 is attached to thesubstrate 110, thebonding pads 70 on the integrated circuit die 20 will be exposed from the backside of thesubstrate 110 through theslot 120. Bond wires (not shown) may then be used to electrically couple the integrated circuit die 20 to thesubstrate 110 by using bond wires to connectbonding pads 70 on the integrated circuit die 20 tobonding pads 130 on thesubstrate 110. Thebonding pads 130 are electrically coupled toball pads 140 by conductive traces contained within thesubstrate 110. Theball pads 140 are used to route the electrical signals from the integrated circuit die 20 through thesubstrate 110 and outside thepackage 105 once it has been encapsulated. Theball pads 140 may be configured to receive solder balls as in BGA surface mount techniques. Alternately,ball pads 140 may be replaced with pins if PGA surface mount technology is being implemented. - FIG. 4 illustrates a cross-section of the
BOC package 105 taken along line 4-4 after the encapsulation process has taken place. The integrated circuit die 20 is attached to thesubstrate 110 bytape strips 40 or an adhesive epoxy. The integrated circuit die 20 is electrically coupled to thesubstrate 110 bybond wires 80. Thebond wires 80 are coupled to a plurality ofbonding pads 70 located on the integrated circuit die 20 and tobonding pads 130 located on thesubstrate 110. Thepackage 105 is encapsulated with amolding compound 90 which may completely encompass the integrated circuit die 20 and thesubstrate 110.Ball pads 140 located on the backside of thesubstrate 110 are used to route the electrical signals to the outside of thepackage 105.Bonding pads 130 are electrically coupled to theball pads 140 by conductive traces (not shown) contained within thesubstrate 110.Solder balls 150 may then be disposed on theball pads 140 if BGA surface mount technology is implemented. The package may then be attached to a PCB or other external circuitry by means of thesolder balls 150. - FIG. 5 illustrates an
integrated circuit wafer 160. Theintegrated circuit wafer 160 is comprised of a plurality of integrated circuit die. Before theintegrated circuit wafer 160 is singulated into separate integrated circuit die, electrical tests are performed to determine which integrated circuit die are electrically good and which are electrically faulty. Once thesemiconductor wafer 160 has been electrically tested, a wafer map indicating the locations of electrically good integrated circuit die 170 is produced. The wafer map may be used to dispose adhesive, such as tape strips 40, on only those integrated circuit die which are electrically good. The electrically faulty integrated circuit die 180 are not disposed with the adhesive. Thus, there is no waste of adhesive on the electrically faulty integrated circuit die 180 which will be scrapped once all the dies are singulated. - FIG. 6 illustrates a method of attaching an integrated circuit die to a substrate or leadframe according to the present invention. The process begins with fabricating the integrated circuit wafer (block200). Next, the wafer is probed to determine which integrated circuit die are electrically good, and a wafer map indicating which integrated circuit die are electrically good is generated (block 205). Next, the integrated circuit wafer is ground to a desired thickness (block 210). Next, the wafer map is used so that tape or adhesive epoxy is only attached to the electrically good die on the integrated circuit wafer (block 215). Once the tape or adhesive epoxy has been disposed onto the electrically good integrated circuit die, the die are singulated (block 220), and attached to the leadframe or substrate (block 225). The last step in the process is final assembly which generally includes operations such as wire bond, encapsulation, and ball attach and singulation (block 230).
- While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.
Claims (21)
1. A method for attaching an integrated circuit die to a leadframe, comprising:
(a) fabricating a plurality of integrated circuit die on a wafer;
(b) testing the integrated circuit die on the wafer to determine electrically good integrated circuit die;
(c) producing a wafer map depicting the electrically good integrated circuit die;
(d) disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map;
(e) singulating the integrated circuit die;
(f) adhering the electrically good integrated circuit die to a leadframe;
(g) electrically coupling the good integrated circuit die to a plurality of fingers on the leadframe to form an integrated circuit package; and
(h) excising the integrated circuit package from the leadframe.
2. The method, as set forth in claim 1 , comprising the act of encapsulating the integrated circuit package in a molding compound.
3. The method, as set forth in claim 1 , comprising the act of grinding the wafer to a desired thickness.
4. The method, as set forth in claim 1 , wherein act (d) comprises the act of disposing an adhesive tape onto the electrically good integrated circuit die in accordance with the wafer map.
5. The method, as set forth in claim 1 , wherein act (d) comprises the act of disposing an adhesive paste onto the electrically good integrated circuit die in accordance with the wafer map.
6. The method, as set forth in claim 1 , wherein act (g) comprises the act of attaching a plurality of wire-bonds between a plurality of bonding pads on the integrated circuit die to a plurality of fingers on the leadframe to form an integrated circuit package.
7. The method, as set forth in claim 1 , wherein the acts are performed in the recited order.
8. A method of attaching an integrated circuit die to a substrate comprising:
(a) fabricating a plurality of integrated circuit die on a wafer;
(b) testing the integrated circuit die on the wafer to determine electrically good integrated circuit die;
(c) producing a wafer map depicting the electrically good integrated circuit die;
(d) disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map;
(e) singulating the integrated circuit die;
(f) adhering the good integrated circuit die to a substrate; and
(g) electrically coupling the good integrated circuit die to a plurality of bonding pads on the substrate to form an integrated circuit package.
9. The method, as set forth in claim 8 , comprising the act of encapsulating the integrated circuit package in a molding compound.
10. The method, as set forth in claim 8 , comprising the act of grinding the wafer to a desired thickness.
11. The method, as set forth in claim 9 , comprising the act of disposing a plurality of conductive balls into openings in the molding compound, the openings in the molding compound being correlative to a plurality of conductive pads on the substrate.
12. The method, as set forth in claim 8 , wherein act (d) comprises the act of disposing an adhesive tape onto the electrically good integrated circuit die in accordance with the wafer map.
13. The method, as set forth in claim 8 , wherein act (d) comprises the act of disposing an adhesive paste onto the electrically good integrated circuit die in accordance with the wafer map.
14. The method, as set forth in claim 8 , wherein act (g) comprises the act of attaching a plurality of wire-bonds between a plurality of bonding pads on the integrated circuit die to a plurality of bonding pads on the substrate to form an integrated circuit package.
15. The method, as set forth in claim 8 , wherein the acts are performed in the recited order.
16. A method for disposing an adhesive material onto an integrated circuit die comprising:
(a) fabricating a plurality of integrated circuit die on a wafer;
(b) testing the integrated circuit die on the wafer to determine electrically good integrated circuit die;
(c) producing a wafer map depicting the electrically good integrated circuit die; and
(d) disposing an adhesive material onto the electrically good integrated circuit die in accordance with the wafer map.
17. The method, as set forth in claim 16 , wherein act (d) comprises the act of disposing an adhesive tape onto the electrically good integrated circuit die in accordance with the wafer map.
18. The method, as set forth in claim 16 , wherein act (d) comprises the act of disposing an adhesive paste onto the electrically good integrated circuit die in accordance with the wafer map.
19. A wafer having an adhesive material disposed on only the electrically good integrated circuit dies.
20. A wafer, as in claim 19 , wherein the adhesive material comprises an adhesive tape.
21. A wafer, as in claim 19 , wherein the adhesive material comprises an adhesive paste.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/723,792 US20040128830A1 (en) | 2000-08-22 | 2003-11-26 | Mapable tape apply for LOC and BOC packages |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/643,451 US6772510B1 (en) | 2000-08-22 | 2000-08-22 | Mapable tape apply for LOC and BOC packages |
US10/723,792 US20040128830A1 (en) | 2000-08-22 | 2003-11-26 | Mapable tape apply for LOC and BOC packages |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/643,451 Division US6772510B1 (en) | 2000-08-22 | 2000-08-22 | Mapable tape apply for LOC and BOC packages |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040128830A1 true US20040128830A1 (en) | 2004-07-08 |
Family
ID=32682764
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/643,451 Expired - Fee Related US6772510B1 (en) | 2000-08-22 | 2000-08-22 | Mapable tape apply for LOC and BOC packages |
US10/723,792 Abandoned US20040128830A1 (en) | 2000-08-22 | 2003-11-26 | Mapable tape apply for LOC and BOC packages |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/643,451 Expired - Fee Related US6772510B1 (en) | 2000-08-22 | 2000-08-22 | Mapable tape apply for LOC and BOC packages |
Country Status (1)
Country | Link |
---|---|
US (2) | US6772510B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020121695A1 (en) * | 2000-05-11 | 2002-09-05 | Stephenson William R. | Molded ball grid array |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050249945A1 (en) * | 2004-05-10 | 2005-11-10 | Wen Kun Yang | Manufacturing tool for wafer level package and method of placing dies |
KR100640580B1 (en) * | 2004-06-08 | 2006-10-31 | 삼성전자주식회사 | Semiconductor package covered with a encapsulant in a side portion and method of manufacturing the same |
US8604624B2 (en) * | 2008-03-19 | 2013-12-10 | Stats Chippac Ltd. | Flip chip interconnection system having solder position control mechanism |
US7820485B2 (en) * | 2008-09-29 | 2010-10-26 | Freescale Semiconductor, Inc. | Method of forming a package with exposed component surfaces |
US8415203B2 (en) * | 2008-09-29 | 2013-04-09 | Freescale Semiconductor, Inc. | Method of forming a semiconductor package including two devices |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4759675A (en) * | 1984-03-22 | 1988-07-26 | Sgs-Thomson Microelectronics, Inc. | Chip selection in automatic assembly of integrated circuit |
US5286679A (en) * | 1993-03-18 | 1994-02-15 | Micron Technology, Inc. | Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer |
US5776799A (en) * | 1996-11-08 | 1998-07-07 | Samsung Electronics Co., Ltd. | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
US5840614A (en) * | 1995-11-08 | 1998-11-24 | Samsung Electronics Co., Ltd. | Method of producing a semiconductor wafer using ultraviolet sensitive tape |
US6509269B2 (en) * | 1999-10-19 | 2003-01-21 | Applied Materials, Inc. | Elimination of pad glazing for Al CMP |
US6524891B1 (en) * | 2000-02-29 | 2003-02-25 | Micron Technology, Inc. | Method of pressure curing for reducing voids in a die attach bondline and applications thereof |
-
2000
- 2000-08-22 US US09/643,451 patent/US6772510B1/en not_active Expired - Fee Related
-
2003
- 2003-11-26 US US10/723,792 patent/US20040128830A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4759675A (en) * | 1984-03-22 | 1988-07-26 | Sgs-Thomson Microelectronics, Inc. | Chip selection in automatic assembly of integrated circuit |
US5286679A (en) * | 1993-03-18 | 1994-02-15 | Micron Technology, Inc. | Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer |
US5840614A (en) * | 1995-11-08 | 1998-11-24 | Samsung Electronics Co., Ltd. | Method of producing a semiconductor wafer using ultraviolet sensitive tape |
US5776799A (en) * | 1996-11-08 | 1998-07-07 | Samsung Electronics Co., Ltd. | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
US6509269B2 (en) * | 1999-10-19 | 2003-01-21 | Applied Materials, Inc. | Elimination of pad glazing for Al CMP |
US6524891B1 (en) * | 2000-02-29 | 2003-02-25 | Micron Technology, Inc. | Method of pressure curing for reducing voids in a die attach bondline and applications thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020121695A1 (en) * | 2000-05-11 | 2002-09-05 | Stephenson William R. | Molded ball grid array |
Also Published As
Publication number | Publication date |
---|---|
US6772510B1 (en) | 2004-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6664615B1 (en) | Method and apparatus for lead-frame based grid array IC packaging | |
US7019406B2 (en) | Thermally enhanced semiconductor package | |
US6888228B1 (en) | Lead frame chip scale package | |
US7205674B2 (en) | Semiconductor package with build-up layers formed on chip and fabrication method of the semiconductor package | |
US5620928A (en) | Ultra thin ball grid array using a flex tape or printed wiring board substrate and method | |
US7378298B2 (en) | Method of making stacked die package | |
US5923958A (en) | Method for semiconductor chip packaging | |
KR100472286B1 (en) | Semiconductor chip package that adhesive tape is attached on the bonding wire | |
US20030006055A1 (en) | Semiconductor package for fixed surface mounting | |
KR20050071637A (en) | Optical sensor package | |
US6704609B1 (en) | Multi-chip semiconductor module and manufacturing process thereof | |
US6876087B2 (en) | Chip scale package with heat dissipating part | |
EP0923120A1 (en) | Method for manufacturing semiconductor device | |
KR100282290B1 (en) | Chip scale package and method for manufacture thereof | |
US20040188818A1 (en) | Multi-chips module package | |
US6772510B1 (en) | Mapable tape apply for LOC and BOC packages | |
US6284566B1 (en) | Chip scale package and method for manufacture thereof | |
US7054161B1 (en) | Slotted adhesive for die-attach in BOC and LOC packages | |
US6339253B1 (en) | Semiconductor package | |
KR20000040586A (en) | Multi chip package having printed circuit substrate | |
KR100251860B1 (en) | Structure of csp and its making method | |
KR100299304B1 (en) | Method for manufacturing semiconductor memory module | |
KR100216845B1 (en) | Structure of csp ( chip scale package ) and manufacture method | |
KR100192395B1 (en) | Multi layer package and method for manufacturing the same | |
KR100419950B1 (en) | manufacturing method of ball grid array semiconductor package using a flexible circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |