US20040106279A1 - Method and system for eliminating extrusions in semiconductor vias - Google Patents
Method and system for eliminating extrusions in semiconductor vias Download PDFInfo
- Publication number
- US20040106279A1 US20040106279A1 US10/713,524 US71352403A US2004106279A1 US 20040106279 A1 US20040106279 A1 US 20040106279A1 US 71352403 A US71352403 A US 71352403A US 2004106279 A1 US2004106279 A1 US 2004106279A1
- Authority
- US
- United States
- Prior art keywords
- interconnect
- temperature
- layers
- pedestal
- extrusions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P80/00—Climate change mitigation technologies for sector-wide applications
- Y02P80/30—Reducing waste in manufacturing processes; Calculations of released waste quantities
Definitions
- the invention disclosed herein relates generally to a method and apparatus for fabricating semiconductor integrated circuit devices. More particularly, the present invention relates to method and apparatus for eliminating interconnect extrusions in vias.
- Multilevel metallization is used to conserve chip area while minimizing interconnection resistance.
- Aluminum and aluminum alloys are generally the predominant interconnect material in metallization systems, but aluminum from the underlying interconnect metallization extrudes into vias during conventional ionized metal plasma (“IMP”) processing of the adhesion and barrier layers used for the formation of tungsten plugs in vias.
- IMP ionized metal plasma
- interconnects are formed over metal contacts to provide electrically conductive paths.
- a dielectric layer is deposited by conventional processes on the metal interconnects. This dielectric layer is etched to form a window or via to expose a portion of the interconnect where the electrical interconnection will be made.
- the via is then filled with electrically conductive material.
- adhesion and barrier layers are used to line the inside of the via before filling the via with an electrically conductive plug material, such as tungsten, copper or copper alloys. Vias are used to electrically connect the metal interconnects on subsequent interconnect levels.
- CMOS complimentary metal oxide semiconductor
- a plurality of contacts 124 over the doped source and drain regions 118 may be formed by conventional processes. These contacts 124 are typically made from interconnect materials, such as aluminum, aluminum alloys, tungsten, or other suitable electrically conducting materials known to one skilled in the art.
- a plurality of interconnects 140 are patterned by photolithography and formed using plasma processing over the metal contacts 124 to form electrically conductive paths. For example, the contact windows 124 may be filled with tungsten deposited using techniques well known in the prior art. The structures may then planarized using chemical-mechanical polishing or etch-back techniques to form tungsten plugs. A layer of conductive metals is then deposited to form the runners or interconnects 140 .
- the interconnects are made of electrically conductive materials, such as aluminum, aluminum-copper alloys, aluminum-silicon-copper alloys and other aluminum alloys known to one skilled in the art.
- These aluminum-alloys may be deposited with refractory material under-layers such as titanium, titanium nitride or combinations of both. These multilevel metal stacks may be deposited using sputter deposition techniques, patterned and etched using methods well known in the prior art.
- a second dielectric layer 142 is deposited by conventional processes on the runners or interconnects 140 .
- Substrates 100 typically may include several interconnect layers 150 , wherein a plurality of vias 144 are used to electrically connect the metal interconnects or runners 140 on subsequent interconnect levels.
- FIG. 2 a schematic sectional view of a conventional via structure is illustrated.
- the via 144 is lined with a coating 155 by IMP techniques.
- the coating will comprise two layers, an adhesion layer 160 which is coated with a barrier layer 165 .
- the composition of the adhesion layer 160 /barrier layer 165 is generally Ti/TiN, Ta/TaN, W/WN or other materials known to one skilled in the art.
- a plug 170 is then formed over the barrier layer 165 to fill in the via 144 .
- the plug 170 is comprised of tungsten or other materials known to one skilled in the art.
- the plug is deposited using conventional methods known to one skilled in the art, such as chemical vapor deposition (“CVD”) techniques.
- CVD chemical vapor deposition
- interconnect materials For devices that have large current requirements, designers often route the signals through higher metal interconnect levels, such as the final two levels of metal interconnects 168 shown in FIG. 3. To capitalize on the lower resistivity of copper compared to aluminum, designers often use copper and copper alloys and other materials known to those skilled in the art as the interconnect materials for these high level interconnects 166 .
- the interconnects 166 are surrounded by dielectric layers 162 , 163 , and 164 .
- the vias 167 connect the interconnects 166 to forrn electrically conductive paths.
- the most common methods used today for depositing copper and copper alloys is electroplating.
- To deposit copper and copper alloys using an electroplating technique requires the deposition of a conductive seeding layer prior to deposition of the copper or copper alloy plug.
- FIG. 4 a schematic sectional view of a conventional via structure for higher level metal interconnects 168 is illustrated.
- the via 167 is lined with a coating 177 .
- the deposition of copper also requires the prior deposition of an adhesion and barrier layer stack where copper is used in the damascene or dual damascene structures fabricated in the dielectric.
- the coating will comprise three layers, an adhesion layer 172 which is coated with a barrier layer 174 which is then coated with a seeding layer 176 .
- the coating 177 may consist of only one, or may consist of more than two layers. Since copper migrates very rapidly through dielectrics, it is contained by depositing barrier layer(s) 174 prior to deposition of the seeding layer 176 . Those skilled in the art will recognize that a preferred method of depositing the adhesion layer 172 and barrier layer 174 stack is IMP. One skilled in the art will recognize that the adhesion and barrier layer(s) may be comprised of one or more layers of tantalum/tantalum nitride/tantalum silicon nitride, tungsten/tungsten nitride/tungsten silicon nitride, titaniurn/titanium nitride or combinations thereof. Copper and copper alloys are the preferred choice for the seeding layer 176 . Those skilled in the art will also recognize that a preferred method of depositing the seeding layer 176 is IMP.
- the wafer tends to be heated due to highly localized heating effects. This heat is derived from the plasma, the RF coil used to generate the plasma, and the latent heat of condensation from ion bombardment from the materials being deposited on the wafer. The temperature during IMP processing gets hot enough to result in the aluminum from the underlying interconnect metallization extruding into the vias.
- the extrusion of the aluminum from the underlying metallization layer also occurs during IMP deposition of the adhesion/barrier/seeding layers in devices where the higher interconnect levels are copper and the lower level interconnects are aluminum.
- the higher interconnect levels are copper and the lower level interconnects are aluminum.
- the aluminum from the fourth interconnect level extrudes through the via from the fourth level to the fifth interconnect level.
- the above and other objects are achieved by controlling the interconnect temperature during IMP processing.
- the extrusions of interconnect metallization occur while wafers are subject to elevated temperatures that cause the internal stresses in the interconnect metallization to transit from a substantially tensile mode to a substantially compressive mode. Once the interconnect metallization is under compression, it relieves stress by extruding into the via etched into the inter-level dielectric on top of the interconnect metallization.
- interconnect temperature By controlling the interconnect temperature to be below the temperature at which the interconnect transits from a tensile to a compressive mode, interconnect extrusions in vias are eliminated. By eliminating these extrusions, wafer reliability is improved and processing yield loss due to a high number of defects is decreased.
- the interconnect temperature is controlled by using an actively cooled pedestal in combination with a low temperature IMP deposition process, thereby preventing aluminum extrusions from poisoning the vias.
- the IMP processing time is decreased to limit heating of the interconnect.
- FIG. 1 is a schematic sectional view of the first two layers of a prior art submicron, twin-tub, complimentary metal oxide semiconductor (CMOS) device showing one of a plurality of interconnect levels;
- CMOS complimentary metal oxide semiconductor
- FIG. 2 is a schematic sectional view of a prior art. via metallization structure of the first two layers of a semiconductor device;
- FIG. 3 is a schematic sectional view of the higher level interconnect layers of a semiconductor device
- FIG. 4 is a schematic sectional view of a prior art via metallization structure of the high level interconnects in a semiconductor device
- FIG. 5 is a flow diagram of one embodiment of the present invention of a method for eliminating interconnect extrusions in vias
- FIG. 6 is a schematic sectional view of one embodiment of the present invention for a system for eliminating interconnect extrusions in vias;
- FIG. 7 is a scanning electron micrograph showing interconnect extrusions into the vias from the conventional process
- FIG. 8 is a scanning electron micrograph showing no extrusions into the vias from the process of one embodiment of the present invention.
- FIG. 5 depicts an example embodiment of the process of the present invention.
- at least one wafer having at least one via 144 adjacent to an interconnect 140 is placed onto a pedestal 205 in step 180 .
- the interconnect 140 is typically made from aluminum, aluminum alloys and other materials known to one skilled in the art.
- the interconnect metallization is deposited onto the wafer by processing techniques known to those skilled in the art, such as plasma vapor deposition, the interconnect metallization is generally in a substantially tensile mode.
- step 185 the temperature of the interconnect 140 is controlled.
- the temperature is controlled, step 185 , so that the interconnect temperature stays below the temperature at which the interconnect transits from a substantially tensile mode to a substantially compressive mode.
- This transition from tensile to compressive mode occurs due to the difference in the coefficients of thermal expansion of the interconnect 140 material and the dielectric 142 material surrounding the interconnect 140 and the substrate material 110 which is typically silicon.
- the coefficient of thermal expansion for the metal interconnect 140 is greater than that of the dielectric.
- the interconnect 140 can not expand because it is restrained by the dielectric 142 so it transits into a compressive mode. To relieve these internal compressive stresses, the interconnect 140 extrudes into the via openings.
- interconnect extrusions in the vias 144 are eliminated.
- the coating 155 is deposited using ionized metal plasma deposition.
- IMP techniques are known to those skilled in the art for the deposition of the refractory materials that typically comprise the coating 155 .
- the coating 155 will consist of two layers, an adhesion layer 160 lining the via 144 covered by a barrier layer 170 . These two layers comprise Ti/TiN, Ta/TaN, W/WN, or other materials known to those skilled in the art.
- the temperature is controlled in step 185 by actively cooling the pedestal 205 and by using a low temperature depositing process in step 190 .
- Actively cooling the pedestal in one embodiment of the invention is achieved by heat transfer to a medium flowing through the pedestal.
- the flowing medium may be a gas or a liquid phase.
- the flowing medium is comprised of water, helium, argon, liquid or gaseous nitrogen, refrigerant gases or fluids or other materials known to one skilled in the art.
- Conventional IMP deposition subjects the wafer to temperatures of about 200° C. or more. In one embodiment of the present invention, the wafers are subjected to temperatures less than about 200° C., preferably less than about 100° C.
- the temperature is controlled in step 185 by decreasing the time to deposit the coating 155 in step 190 , in addition to actively cooling the pedestal 205 and using low processing temperatures in step 190 .
- the wafer 100 is subject to less heating.
- Deposition time is decreased by using a faster deposition rate. The faster deposition rate is achieved by changing the gas ratio during the depositing step 190 .
- FIG. 6 one embodiment of the present invention for a system for fabricating a via wherein the interconnect temperature is controlled to prevent it from transiting from tensile to compressive mode is illustrated.
- the system 200 is comprised of a chamber having an inlet into which the processing gas 220 flows and an outlet out of which the waste gas 225 flows.
- the processing gas 220 is selected according to the desired coating that is to be produced inside the via. For example, to deposit TiN, the processing gas 220 is nitrogen.
- the system also contains a pedestal ( 205 ) that is actively cooled by flowing a medium 210 through the pedestal 205 .
- the pedestal 205 may or may not be biased during deposition.
- At least one wafer 100 having at least one via adjacent to an interconnect is placed on the pedestal 205 .
- the RF coil 215 generates the plasma.
- the target 227 is made from the material desired to be deposited as part of the coating. For Ti/TiN deposition, the target 227 is made of titanium.
- Typical processing parameters for one embodiment of the present invention for Ti/TiN deposition are: a direct current (dc) power of approximately 3,000 watts to approximately 4,500 watts, preferably approximately 4,000 watts; a radio frequency (rf) coil power of approximately 1,500 watts to approximately 3,000 watts, preferably approximately 2,500 watts; and an alternating current (ac) bias to the wafer of approximately 100 watts to approximately 500 watts, preferably approximately 400 watts.
- dc direct current
- rf radio frequency
- ac bias to the wafer of approximately 100 watts to approximately 500 watts, preferably approximately 400 watts.
- the deposition time will depend on the coating material being deposited and the desired final thickness of the coating material. For example, the deposition time for approximately 200 angstroms of titanium nitride will be approximately 48 seconds to approximately 55 seconds and the deposition time for approximately 300 angstroms of titanium nitride will be approximately 75 seconds to approximately 85 seconds using the above processing parameters.
- the typical gas flow using these processing parameters for a mixture of argon and nitrogen gas is approximately 15 sccm to approximately 30 sccm of argon and approximately 18 sccm to approximately 45 sccm of nitrogen.
- the gas flow rate is approximately 25 sccm of argon and approximately 28 sccm of nitrogen.
- FIG. 7 is a picture taken using the scanning electron microscope of vias formed using conventional processing.
- FIG. 7 illustrates interconnect extrusions in the vias.
- FIG. 8 is a picture taken using the scanning electron microscope showing no extrusions into vias formed using the process of one embodiment of the present invention.
Abstract
A system and method for eliminating interconnect extrusions in vias that are formed during ionized metal plasma processing. By eliminating interconnect extrusions in vias, reliability failures and yield loss are decreased. The extrusions of interconnect metallization occur while wafers are subject to elevated temperatures that cause the internal stresses in the interconnect metallization to transit from a substantially tensile mode to a substantially compressive mode. By controlling the interconnect temperature to be below the temperature at which the interconnect transits from a tensile to a compressive mode, interconnect extrusions in vias are eliminated. The interconnect temperature is controlled by using an actively cooled pedestal in combination with a low temperature IMP deposition process. In addition, the IMP processing time may also be decreased to limit heating of the interconnect.
Description
- This application claims the benefit of U.S. Provisional Application No. 60-137,075, filed Jun 2, 1999.
- The invention disclosed herein relates generally to a method and apparatus for fabricating semiconductor integrated circuit devices. More particularly, the present invention relates to method and apparatus for eliminating interconnect extrusions in vias.
- As integrated circuits become increasingly smaller and more complex, multiple levels of metallization are used to interconnect circuits on devices. Multilevel metallization is used to conserve chip area while minimizing interconnection resistance. Aluminum and aluminum alloys are generally the predominant interconnect material in metallization systems, but aluminum from the underlying interconnect metallization extrudes into vias during conventional ionized metal plasma (“IMP”) processing of the adhesion and barrier layers used for the formation of tungsten plugs in vias.
- During metallization, interconnects are formed over metal contacts to provide electrically conductive paths. A dielectric layer is deposited by conventional processes on the metal interconnects. This dielectric layer is etched to form a window or via to expose a portion of the interconnect where the electrical interconnection will be made. The via is then filled with electrically conductive material. To promote formation and to prohibit harmful diffusion, adhesion and barrier layers are used to line the inside of the via before filling the via with an electrically conductive plug material, such as tungsten, copper or copper alloys. Vias are used to electrically connect the metal interconnects on subsequent interconnect levels.
- With reference to FIG. 1, a schematic partial sectional view of an example of the first two layers of a conventional submicron, complimentary metal oxide semiconductor (CMOS) device is illustrated. A first
dielectric layer 126 is deposited using conventional processes over thegates 120 and thesubstrate 110. Thedevice level 130 consists of the layers of thesemiconductor 100 up to and including the firstdielectric layer 126. - A plurality of
contacts 124 over the doped source and drain regions 118 may be formed by conventional processes. Thesecontacts 124 are typically made from interconnect materials, such as aluminum, aluminum alloys, tungsten, or other suitable electrically conducting materials known to one skilled in the art. A plurality ofinterconnects 140 are patterned by photolithography and formed using plasma processing over themetal contacts 124 to form electrically conductive paths. For example, thecontact windows 124 may be filled with tungsten deposited using techniques well known in the prior art. The structures may then planarized using chemical-mechanical polishing or etch-back techniques to form tungsten plugs. A layer of conductive metals is then deposited to form the runners or interconnects 140. The interconnects are made of electrically conductive materials, such as aluminum, aluminum-copper alloys, aluminum-silicon-copper alloys and other aluminum alloys known to one skilled in the art. - These aluminum-alloys may be deposited with refractory material under-layers such as titanium, titanium nitride or combinations of both. These multilevel metal stacks may be deposited using sputter deposition techniques, patterned and etched using methods well known in the prior art. A second
dielectric layer 142 is deposited by conventional processes on the runners orinterconnects 140.Substrates 100 typically may includeseveral interconnect layers 150, wherein a plurality ofvias 144 are used to electrically connect the metal interconnects orrunners 140 on subsequent interconnect levels. - In FIG. 2, a schematic sectional view of a conventional via structure is illustrated. The
via 144 is lined with acoating 155 by IMP techniques. Typically for better chip reliability, the coating will comprise two layers, anadhesion layer 160 which is coated with abarrier layer 165. However, one skilled in the art will recognize that thecoating 155 may consist of only one, or may consist of more than two layers. The composition of theadhesion layer 160/barrier layer 165 is generally Ti/TiN, Ta/TaN, W/WN or other materials known to one skilled in the art. Aplug 170 is then formed over thebarrier layer 165 to fill in thevia 144. Theplug 170 is comprised of tungsten or other materials known to one skilled in the art. The plug is deposited using conventional methods known to one skilled in the art, such as chemical vapor deposition (“CVD”) techniques. - For devices that have large current requirements, designers often route the signals through higher metal interconnect levels, such as the final two levels of
metal interconnects 168 shown in FIG. 3. To capitalize on the lower resistivity of copper compared to aluminum, designers often use copper and copper alloys and other materials known to those skilled in the art as the interconnect materials for thesehigh level interconnects 166. Theinterconnects 166 are surrounded bydielectric layers vias 167 connect theinterconnects 166 to forrn electrically conductive paths. - The most common methods used today for depositing copper and copper alloys is electroplating. To deposit copper and copper alloys using an electroplating technique requires the deposition of a conductive seeding layer prior to deposition of the copper or copper alloy plug. Referring to FIG. 4, a schematic sectional view of a conventional via structure for higher
level metal interconnects 168 is illustrated. Thevia 167 is lined with acoating 177. The deposition of copper also requires the prior deposition of an adhesion and barrier layer stack where copper is used in the damascene or dual damascene structures fabricated in the dielectric. Typically for better chip reliability, the coating will comprise three layers, an adhesion layer 172 which is coated with abarrier layer 174 which is then coated with aseeding layer 176. However, one skilled in the art will recognize that thecoating 177 may consist of only one, or may consist of more than two layers. Since copper migrates very rapidly through dielectrics, it is contained by depositing barrier layer(s) 174 prior to deposition of theseeding layer 176. Those skilled in the art will recognize that a preferred method of depositing the adhesion layer 172 andbarrier layer 174 stack is IMP. One skilled in the art will recognize that the adhesion and barrier layer(s) may be comprised of one or more layers of tantalum/tantalum nitride/tantalum silicon nitride, tungsten/tungsten nitride/tungsten silicon nitride, titaniurn/titanium nitride or combinations thereof. Copper and copper alloys are the preferred choice for theseeding layer 176. Those skilled in the art will also recognize that a preferred method of depositing theseeding layer 176 is IMP. - During the deposition of refractory materials to form the
coating - The extrusion of the aluminum from the underlying metallization layer also occurs during IMP deposition of the adhesion/barrier/seeding layers in devices where the higher interconnect levels are copper and the lower level interconnects are aluminum. For example, in a device having six metal interconnect levels where the first four interconnect levels are comprised of aluminum and the last two levels are comprised of copper, when the fifth layer of the copper damascene or dual damascene structure is deposited, the aluminum from the fourth interconnect level extrudes through the via from the fourth level to the fifth interconnect level.
- It is an object of the present invention to provide a method and system for eliminating extrusions of the interconnect metallization into vias during IMP processing.
- It is another object of this invention to decrease reliability failures and to decrease yield loss due to interconnect extrusions into vias.
- It is yet another object of the present invention to provide a low cost method and system that can be easily implemented in standard processing equipment to eliminate interconnect extrusions into vias during IMP processing.
- The above and other objects are achieved by controlling the interconnect temperature during IMP processing. The extrusions of interconnect metallization occur while wafers are subject to elevated temperatures that cause the internal stresses in the interconnect metallization to transit from a substantially tensile mode to a substantially compressive mode. Once the interconnect metallization is under compression, it relieves stress by extruding into the via etched into the inter-level dielectric on top of the interconnect metallization. By controlling the interconnect temperature to be below the temperature at which the interconnect transits from a tensile to a compressive mode, interconnect extrusions in vias are eliminated. By eliminating these extrusions, wafer reliability is improved and processing yield loss due to a high number of defects is decreased.
- In one embodiment, the interconnect temperature is controlled by using an actively cooled pedestal in combination with a low temperature IMP deposition process, thereby preventing aluminum extrusions from poisoning the vias.
- In another embodiment, in addition to active pedestal cooling and low IMP processing temperatures, the IMP processing time is decreased to limit heating of the interconnect.
- The invention is illustrated in the figures of the accompanying drawings which are meant to be exemplary and not limiting, in which like references refer to like or corresponding parts, and in which:
- FIG. 1 is a schematic sectional view of the first two layers of a prior art submicron, twin-tub, complimentary metal oxide semiconductor (CMOS) device showing one of a plurality of interconnect levels;
- FIG. 2 is a schematic sectional view of a prior art. via metallization structure of the first two layers of a semiconductor device;
- FIG. 3 is a schematic sectional view of the higher level interconnect layers of a semiconductor device;
- FIG. 4 is a schematic sectional view of a prior art via metallization structure of the high level interconnects in a semiconductor device;
- FIG. 5 is a flow diagram of one embodiment of the present invention of a method for eliminating interconnect extrusions in vias;
- FIG. 6 is a schematic sectional view of one embodiment of the present invention for a system for eliminating interconnect extrusions in vias;
- FIG. 7 is a scanning electron micrograph showing interconnect extrusions into the vias from the conventional process;
- FIG. 8 is a scanning electron micrograph showing no extrusions into the vias from the process of one embodiment of the present invention.
- In the present invention, FIG. 5 depicts an example embodiment of the process of the present invention. Referring to FIGS. 2,3, and6, at least one wafer having at least one via 144 adjacent to an
interconnect 140 is placed onto apedestal 205 instep 180. Theinterconnect 140 is typically made from aluminum, aluminum alloys and other materials known to one skilled in the art. When the interconnect metallization is deposited onto the wafer by processing techniques known to those skilled in the art, such as plasma vapor deposition, the interconnect metallization is generally in a substantially tensile mode. - In
step 185, the temperature of theinterconnect 140 is controlled. The temperature is controlled,step 185, so that the interconnect temperature stays below the temperature at which the interconnect transits from a substantially tensile mode to a substantially compressive mode. This transition from tensile to compressive mode occurs due to the difference in the coefficients of thermal expansion of theinterconnect 140 material and the dielectric 142 material surrounding theinterconnect 140 and thesubstrate material 110 which is typically silicon. The coefficient of thermal expansion for themetal interconnect 140 is greater than that of the dielectric. During heating, theinterconnect 140 can not expand because it is restrained by the dielectric 142 so it transits into a compressive mode. To relieve these internal compressive stresses, theinterconnect 140 extrudes into the via openings. By controlling theinterconnect 140 temperature instep 185 to be below the temperature at which theinterconnect 140 transits from substantially tensile to substantially compressive mode, interconnect extrusions in thevias 144 are eliminated. - In
step 190, thecoating 155 is deposited using ionized metal plasma deposition. IMP techniques are known to those skilled in the art for the deposition of the refractory materials that typically comprise thecoating 155. Generally, thecoating 155 will consist of two layers, anadhesion layer 160 lining the via 144 covered by abarrier layer 170. These two layers comprise Ti/TiN, Ta/TaN, W/WN, or other materials known to those skilled in the art. - In one embodiment of the present invention, the temperature is controlled in
step 185 by actively cooling thepedestal 205 and by using a low temperature depositing process instep 190. However, the use of low process temperatures only, or an actively cooled pedestal by itself, does not eliminate interconnect extrusions in vias. Actively cooling the pedestal in one embodiment of the invention is achieved by heat transfer to a medium flowing through the pedestal. The flowing medium may be a gas or a liquid phase. The flowing medium is comprised of water, helium, argon, liquid or gaseous nitrogen, refrigerant gases or fluids or other materials known to one skilled in the art. Conventional IMP deposition subjects the wafer to temperatures of about 200° C. or more. In one embodiment of the present invention, the wafers are subjected to temperatures less than about 200° C., preferably less than about 100° C. - In another embodiment, the temperature is controlled in
step 185 by decreasing the time to deposit thecoating 155 instep 190, in addition to actively cooling thepedestal 205 and using low processing temperatures instep 190. By decreasing the time to deposit thecoating 155, thewafer 100 is subject to less heating. Deposition time is decreased by using a faster deposition rate. The faster deposition rate is achieved by changing the gas ratio during the depositingstep 190. - Referring to FIG. 6, one embodiment of the present invention for a system for fabricating a via wherein the interconnect temperature is controlled to prevent it from transiting from tensile to compressive mode is illustrated. The
system 200 is comprised of a chamber having an inlet into which theprocessing gas 220 flows and an outlet out of which thewaste gas 225 flows. Theprocessing gas 220 is selected according to the desired coating that is to be produced inside the via. For example, to deposit TiN, theprocessing gas 220 is nitrogen. The system also contains a pedestal (205) that is actively cooled by flowing a medium 210 through thepedestal 205. Thepedestal 205 may or may not be biased during deposition. At least onewafer 100 having at least one via adjacent to an interconnect is placed on thepedestal 205. TheRF coil 215 generates the plasma. Thetarget 227 is made from the material desired to be deposited as part of the coating. For Ti/TiN deposition, thetarget 227 is made of titanium. - Typical processing parameters for one embodiment of the present invention for Ti/TiN deposition are: a direct current (dc) power of approximately 3,000 watts to approximately 4,500 watts, preferably approximately 4,000 watts; a radio frequency (rf) coil power of approximately 1,500 watts to approximately 3,000 watts, preferably approximately 2,500 watts; and an alternating current (ac) bias to the wafer of approximately 100 watts to approximately 500 watts, preferably approximately 400 watts. One skilled in the art will recognized that a higher rf coil power will result in higher temperatures and that the ac bias to the wafer attracts ions to the wafer, thereby increasing sidewall and bottom coverage of the via. The deposition time will depend on the coating material being deposited and the desired final thickness of the coating material. For example, the deposition time for approximately 200 angstroms of titanium nitride will be approximately 48 seconds to approximately 55 seconds and the deposition time for approximately 300 angstroms of titanium nitride will be approximately 75 seconds to approximately 85 seconds using the above processing parameters. The typical gas flow using these processing parameters for a mixture of argon and nitrogen gas is approximately 15 sccm to approximately 30 sccm of argon and approximately 18 sccm to approximately 45 sccm of nitrogen. Preferably, the gas flow rate is approximately 25 sccm of argon and approximately 28 sccm of nitrogen.
- FIG. 7 is a picture taken using the scanning electron microscope of vias formed using conventional processing. FIG. 7 illustrates interconnect extrusions in the vias. FIG. 8 is a picture taken using the scanning electron microscope showing no extrusions into vias formed using the process of one embodiment of the present invention.
- While the invention has been described and illustrated in connection with preferred embodiments, many variations and modifications as will be evident to those skilled in this art may be made without departing from the spirit and scope of the invention, and the invention is thus not to be limited to the precise details of methodology or construction set forth above as such variations and modification are intended to be included within the scope of the invention.
Claims (21)
1. A method for fabricating vias, comprising:
placing at least one semiconductor wafer having at least one via adjacent to an interconnect onto a pedestal;
controlling the temperature of the interconnect to be less than the temperature at which the interconnect transits from a tensile to a compressive mode; and
depositing a coating lining the via.
2. The method of claim 1 wherein the interconnect is selected from the group consisting of: aluminum, aluminum alloys, copper and copper alloys.
3. The method of claim 1 wherein controlling the interconnect temperature comprises actively cooling the pedestal and using a low temperature depositing process.
4. The method of claim 3 wherein actively cooling the pedestal comprises transferring heat to a medium flowing through the pedestal.
5. The method of claim 4 wherein the flowing medium is water.
6. The method of claim 4 wherein the flowing medium is liquid nitrogen.
7. The method of claim 4 wherein the flowing medium is helium.
8. The method of claim 1 wherein the coating is deposited by IMP.
9. The method of claim 1 wherein the coating comprises two layers.
10. The method of claim 9 wherein the two layers comprise an adhesion layer and a barrier layer.
11. The method of claim 9 wherein the two layers are selected from the group consisting of one or more layers or combinations of: tantalum, tantalum nitride, tantalum silicon nitride, tungsten, tungsten nitride, tungsten silicon nitride, titanium, and titanium nitride.
12. The method of claim 1 wherein the coating comprises three layers.
13. The method of claim 12 wherein the three layers comprise an adhesion layer, a barrier layer and a seeding layer.
14. The method of claim 12 wherein the three layers are selected from the group consisting of one or more layers or combinations of: tantalum, tantalum nitride, tantalum silicon nitride, tungsten, tungsten nitride, tungsten silicon nitride, titanium, titanium nitride, copper, and copper alloys.
15. The method of claim 1 wherein the interconnect temperature no greater than about 100° C.
16. The method of claim 1 wherein the interconnect temperature is controlled by decreasing the time for depositing the coating.
17. The method of claim 16 wherein the time for depositing the coating is decreased by using a faster deposition rate.
18. The integrated circuit produced by the method of claim 1 wherein interconnect extrusions in vias are eliminated.
19. A system for fabricating vias in an integrated circuit, comprising:
a pedestal having active cooling;
at least one semiconductor wafer on the pedestal, wherein the wafer comprises at least one via adjacent to an interconnect;
an ionized plasma generating tool; and
a source of material to form a coating lining the via;
wherein the system keeps the interconnect temperature below the temperature at which the interconnect transits from tensile to compressive stress thereby preventing interconnect extrusions in the via.
20. The system of claim 19 wherein the interconnect is selected from the group consisting of: aluminum, aluminum alloys, copper and copper alloys.
21. The system of claim 19 wherein the active cooling comprises transferring heat to a medium flowing through the pedestal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/713,524 US20040106279A1 (en) | 1999-06-02 | 2003-11-12 | Method and system for eliminating extrusions in semiconductor vias |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13707599P | 1999-06-02 | 1999-06-02 | |
US09/586,586 US6720261B1 (en) | 1999-06-02 | 2000-06-02 | Method and system for eliminating extrusions in semiconductor vias |
US10/713,524 US20040106279A1 (en) | 1999-06-02 | 2003-11-12 | Method and system for eliminating extrusions in semiconductor vias |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/586,586 Division US6720261B1 (en) | 1999-06-02 | 2000-06-02 | Method and system for eliminating extrusions in semiconductor vias |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040106279A1 true US20040106279A1 (en) | 2004-06-03 |
Family
ID=32044872
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/586,586 Expired - Lifetime US6720261B1 (en) | 1999-06-02 | 2000-06-02 | Method and system for eliminating extrusions in semiconductor vias |
US10/713,524 Abandoned US20040106279A1 (en) | 1999-06-02 | 2003-11-12 | Method and system for eliminating extrusions in semiconductor vias |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/586,586 Expired - Lifetime US6720261B1 (en) | 1999-06-02 | 2000-06-02 | Method and system for eliminating extrusions in semiconductor vias |
Country Status (1)
Country | Link |
---|---|
US (2) | US6720261B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050205942A1 (en) * | 2004-03-19 | 2005-09-22 | Shian-Jyh Lin | Metal gate with composite film stack |
US20060113676A1 (en) * | 2004-11-30 | 2006-06-01 | Renesas Technology Corp. | Semiconductor device and method of manufacture thereof |
US20090269508A1 (en) * | 2008-04-24 | 2009-10-29 | Fuji Electronic Device Technology Co., Ltd. | Method of manufacturing a magnetic recording medium |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7005372B2 (en) * | 2003-01-21 | 2006-02-28 | Novellus Systems, Inc. | Deposition of tungsten nitride |
US7955972B2 (en) * | 2001-05-22 | 2011-06-07 | Novellus Systems, Inc. | Methods for growing low-resistivity tungsten for high aspect ratio and small features |
US7589017B2 (en) * | 2001-05-22 | 2009-09-15 | Novellus Systems, Inc. | Methods for growing low-resistivity tungsten film |
US9076843B2 (en) | 2001-05-22 | 2015-07-07 | Novellus Systems, Inc. | Method for producing ultra-thin tungsten layers with improved step coverage |
US7033931B2 (en) * | 2003-08-01 | 2006-04-25 | Agere Systems Inc. | Temperature optimization of a physical vapor deposition process to prevent extrusion into openings |
US7754604B2 (en) * | 2003-08-26 | 2010-07-13 | Novellus Systems, Inc. | Reducing silicon attack and improving resistivity of tungsten nitride film |
US20060066335A1 (en) * | 2004-09-28 | 2006-03-30 | Kang Seung H | Semiconductor test device with heating circuit |
CN100413066C (en) * | 2005-11-30 | 2008-08-20 | 中芯国际集成电路制造(上海)有限公司 | Jointing welding plate of low-k dielectric material and method for making semiconductor device |
US20080083611A1 (en) * | 2006-10-06 | 2008-04-10 | Tegal Corporation | High-adhesive backside metallization |
US8237283B2 (en) * | 2007-06-05 | 2012-08-07 | International Business Machines Corporation | Structure and method of reducing electromigration cracking and extrusion effects in semiconductor devices |
US7655567B1 (en) | 2007-07-24 | 2010-02-02 | Novellus Systems, Inc. | Methods for improving uniformity and resistivity of thin tungsten films |
US20090108450A1 (en) * | 2007-10-30 | 2009-04-30 | International Business Machines Corporation | Interconnect structure and method of making same |
US7772114B2 (en) | 2007-12-05 | 2010-08-10 | Novellus Systems, Inc. | Method for improving uniformity and adhesion of low resistivity tungsten film |
US8053365B2 (en) * | 2007-12-21 | 2011-11-08 | Novellus Systems, Inc. | Methods for forming all tungsten contacts and lines |
US8062977B1 (en) | 2008-01-31 | 2011-11-22 | Novellus Systems, Inc. | Ternary tungsten-containing resistive thin films |
US20090246385A1 (en) * | 2008-03-25 | 2009-10-01 | Tegal Corporation | Control of crystal orientation and stress in sputter deposited thin films |
US8808513B2 (en) * | 2008-03-25 | 2014-08-19 | Oem Group, Inc | Stress adjustment in reactive sputtering |
US8058170B2 (en) * | 2008-06-12 | 2011-11-15 | Novellus Systems, Inc. | Method for depositing thin tungsten film with low resistivity and robust micro-adhesion characteristics |
US8551885B2 (en) * | 2008-08-29 | 2013-10-08 | Novellus Systems, Inc. | Method for reducing tungsten roughness and improving reflectivity |
US20100267230A1 (en) | 2009-04-16 | 2010-10-21 | Anand Chandrashekar | Method for forming tungsten contacts and interconnects with small critical dimensions |
US9159571B2 (en) | 2009-04-16 | 2015-10-13 | Lam Research Corporation | Tungsten deposition process using germanium-containing reducing agent |
US8482375B2 (en) | 2009-05-24 | 2013-07-09 | Oem Group, Inc. | Sputter deposition of cermet resistor films with low temperature coefficient of resistance |
US10256142B2 (en) | 2009-08-04 | 2019-04-09 | Novellus Systems, Inc. | Tungsten feature fill with nucleation inhibition |
US9653353B2 (en) | 2009-08-04 | 2017-05-16 | Novellus Systems, Inc. | Tungsten feature fill |
US8207062B2 (en) * | 2009-09-09 | 2012-06-26 | Novellus Systems, Inc. | Method for improving adhesion of low resistivity tungsten/tungsten nitride layers |
US8709948B2 (en) | 2010-03-12 | 2014-04-29 | Novellus Systems, Inc. | Tungsten barrier and seed for copper filled TSV |
EP2761664A4 (en) | 2011-09-30 | 2015-06-17 | Intel Corp | Capping dielectric structure for transistor gates |
US9637810B2 (en) | 2011-09-30 | 2017-05-02 | Intel Corporation | Tungsten gates for non-planar transistors |
CN103918083A (en) * | 2011-10-01 | 2014-07-09 | 英特尔公司 | Source/drain contacts for non-planar transistors |
US9087915B2 (en) | 2011-12-06 | 2015-07-21 | Intel Corporation | Interlayer dielectric for non-planar transistors |
US9034760B2 (en) | 2012-06-29 | 2015-05-19 | Novellus Systems, Inc. | Methods of forming tensile tungsten films and compressive tungsten films |
US8975184B2 (en) | 2012-07-27 | 2015-03-10 | Novellus Systems, Inc. | Methods of improving tungsten contact resistance in small critical dimension features |
US8853080B2 (en) | 2012-09-09 | 2014-10-07 | Novellus Systems, Inc. | Method for depositing tungsten film with low roughness and low resistivity |
US9153486B2 (en) | 2013-04-12 | 2015-10-06 | Lam Research Corporation | CVD based metal/semiconductor OHMIC contact for high volume manufacturing applications |
US9589808B2 (en) | 2013-12-19 | 2017-03-07 | Lam Research Corporation | Method for depositing extremely low resistivity tungsten |
US9997405B2 (en) | 2014-09-30 | 2018-06-12 | Lam Research Corporation | Feature fill with nucleation inhibition |
US9953984B2 (en) | 2015-02-11 | 2018-04-24 | Lam Research Corporation | Tungsten for wordline applications |
US9754824B2 (en) | 2015-05-27 | 2017-09-05 | Lam Research Corporation | Tungsten films having low fluorine content |
US9613818B2 (en) | 2015-05-27 | 2017-04-04 | Lam Research Corporation | Deposition of low fluorine tungsten by sequential CVD process |
US9978605B2 (en) | 2015-05-27 | 2018-05-22 | Lam Research Corporation | Method of forming low resistivity fluorine free tungsten film without nucleation |
US10199267B2 (en) | 2017-06-30 | 2019-02-05 | Lam Research Corporation | Tungsten nitride barrier layer deposition |
KR20200032756A (en) | 2017-08-14 | 2020-03-26 | 램 리써치 코포레이션 | Metal filling process for 3D vertical NAND wordlines |
US11549175B2 (en) | 2018-05-03 | 2023-01-10 | Lam Research Corporation | Method of depositing tungsten and other metals in 3D NAND structures |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3803019A (en) * | 1971-10-07 | 1974-04-09 | Hewlett Packard Co | Sputtering system |
US4756810A (en) * | 1986-12-04 | 1988-07-12 | Machine Technology, Inc. | Deposition and planarizing methods and apparatus |
US4911812A (en) * | 1987-10-21 | 1990-03-27 | Hitachi, Ltd. | Plasma treating method and apparatus therefor |
US5203958A (en) * | 1990-07-31 | 1993-04-20 | Tokyo Electron Limited | Processing method and apparatus |
US5266524A (en) * | 1991-09-19 | 1993-11-30 | U.S. Philips Corp. | Method of manufacturing a semiconductor device whereby a layer containing aluminium is deposited on a surface of a semiconductor body |
US5342471A (en) * | 1991-04-22 | 1994-08-30 | Tokyo Electron Yamanashi Limited | Plasma processing apparatus including condensation preventing means |
US5542559A (en) * | 1993-02-16 | 1996-08-06 | Tokyo Electron Kabushiki Kaisha | Plasma treatment apparatus |
US5567267A (en) * | 1992-11-20 | 1996-10-22 | Tokyo Electron Limited | Method of controlling temperature of susceptor |
US5584971A (en) * | 1993-07-02 | 1996-12-17 | Tokyo Electron Limited | Treatment apparatus control method |
US5807760A (en) * | 1990-12-19 | 1998-09-15 | Lucent Technologies Inc. | Method of despositing an aluminum-rich layer |
US5892207A (en) * | 1995-12-01 | 1999-04-06 | Teisan Kabushiki Kaisha | Heating and cooling apparatus for reaction chamber |
US6126790A (en) * | 1998-05-22 | 2000-10-03 | Cvc Products, Inc. | Method of magnetically orienting thin magnetic films with a multiple-coil electromagnet |
US6287435B1 (en) * | 1998-05-06 | 2001-09-11 | Tokyo Electron Limited | Method and apparatus for ionized physical vapor deposition |
US6907924B2 (en) * | 1997-01-02 | 2005-06-21 | Veeco Rochester Inc. | Thermally conductive chuck for vacuum processor |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5789315A (en) * | 1996-07-17 | 1998-08-04 | Advanced Micro Devices, Inc. | Eliminating metal extrusions by controlling the liner deposition temperature |
US6139699A (en) * | 1997-05-27 | 2000-10-31 | Applied Materials, Inc. | Sputtering methods for depositing stress tunable tantalum and tantalum nitride films |
-
2000
- 2000-06-02 US US09/586,586 patent/US6720261B1/en not_active Expired - Lifetime
-
2003
- 2003-11-12 US US10/713,524 patent/US20040106279A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3803019A (en) * | 1971-10-07 | 1974-04-09 | Hewlett Packard Co | Sputtering system |
US4756810A (en) * | 1986-12-04 | 1988-07-12 | Machine Technology, Inc. | Deposition and planarizing methods and apparatus |
US4911812A (en) * | 1987-10-21 | 1990-03-27 | Hitachi, Ltd. | Plasma treating method and apparatus therefor |
US5203958A (en) * | 1990-07-31 | 1993-04-20 | Tokyo Electron Limited | Processing method and apparatus |
US5935396A (en) * | 1990-12-19 | 1999-08-10 | Lucent Technologies Inc. | Method for depositing metal |
US5807760A (en) * | 1990-12-19 | 1998-09-15 | Lucent Technologies Inc. | Method of despositing an aluminum-rich layer |
US6136159A (en) * | 1990-12-19 | 2000-10-24 | Lucent Technologies Inc. | Method for depositing metal |
US5342471A (en) * | 1991-04-22 | 1994-08-30 | Tokyo Electron Yamanashi Limited | Plasma processing apparatus including condensation preventing means |
US5266524A (en) * | 1991-09-19 | 1993-11-30 | U.S. Philips Corp. | Method of manufacturing a semiconductor device whereby a layer containing aluminium is deposited on a surface of a semiconductor body |
US5567267A (en) * | 1992-11-20 | 1996-10-22 | Tokyo Electron Limited | Method of controlling temperature of susceptor |
US5542559A (en) * | 1993-02-16 | 1996-08-06 | Tokyo Electron Kabushiki Kaisha | Plasma treatment apparatus |
US5584971A (en) * | 1993-07-02 | 1996-12-17 | Tokyo Electron Limited | Treatment apparatus control method |
US5892207A (en) * | 1995-12-01 | 1999-04-06 | Teisan Kabushiki Kaisha | Heating and cooling apparatus for reaction chamber |
US6907924B2 (en) * | 1997-01-02 | 2005-06-21 | Veeco Rochester Inc. | Thermally conductive chuck for vacuum processor |
US6287435B1 (en) * | 1998-05-06 | 2001-09-11 | Tokyo Electron Limited | Method and apparatus for ionized physical vapor deposition |
US6126790A (en) * | 1998-05-22 | 2000-10-03 | Cvc Products, Inc. | Method of magnetically orienting thin magnetic films with a multiple-coil electromagnet |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050205942A1 (en) * | 2004-03-19 | 2005-09-22 | Shian-Jyh Lin | Metal gate with composite film stack |
US7030431B2 (en) * | 2004-03-19 | 2006-04-18 | Nanya Technology Corp. | Metal gate with composite film stack |
US20060113676A1 (en) * | 2004-11-30 | 2006-06-01 | Renesas Technology Corp. | Semiconductor device and method of manufacture thereof |
US20090269508A1 (en) * | 2008-04-24 | 2009-10-29 | Fuji Electronic Device Technology Co., Ltd. | Method of manufacturing a magnetic recording medium |
Also Published As
Publication number | Publication date |
---|---|
US6720261B1 (en) | 2004-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6720261B1 (en) | Method and system for eliminating extrusions in semiconductor vias | |
US6033584A (en) | Process for reducing copper oxide during integrated circuit fabrication | |
JP4346866B2 (en) | Structure including a barrier layer of TaN material | |
US6969448B1 (en) | Method for forming a metallization structure in an integrated circuit | |
US6893957B2 (en) | Method of forming a dual damascene interconnect by selective metal deposition | |
US20060205209A1 (en) | Enhanced barrier liner formation for vias | |
US5981382A (en) | PVD deposition process for CVD aluminum liner processing | |
EP1570517B1 (en) | A method for depositing a metal layer on a semiconductor interconnect structure having a capping layer | |
CN100378953C (en) | Method of forming low resistance and reliable via in inter-level dielectric interconnect | |
US20070111522A1 (en) | Formation of metal silicide layer over copper interconnect for reliability enhancement | |
EP0954015A2 (en) | High throughput Al-Cu thin film sputtering process on small contact via | |
US7071100B2 (en) | Method of forming barrier layer with reduced resistivity and improved reliability in copper damascene process | |
US6306761B1 (en) | Method of manufacturing semiconductor device | |
US20090146247A1 (en) | Semiconductor ground shield | |
US6583053B2 (en) | Use of a sacrificial layer to facilitate metallization for small features | |
US5849367A (en) | Elemental titanium-free liner and fabrication process for inter-metal connections | |
US7655555B2 (en) | In-situ co-deposition of Si in diffusion barrier material depositions with improved wettability, barrier efficiency, and device reliability | |
US6110829A (en) | Ultra-low temperature Al fill for sub-0.25 μm generation of ICs using an Al-Ge-Cu alloy | |
US7067917B2 (en) | Gradient barrier layer for copper back-end-of-line technology | |
US6544891B1 (en) | Method to eliminate post-CMP copper flake defect | |
JP3269490B2 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
Gn et al. | Comparison study between tungsten and aluminum plug for submicrometer contact via manufacturing | |
Helneder et al. | Novel AlCu: fill process for via applications | |
JP2002141303A (en) | Simultaneous on-site depositing of silicon in diffusion barrier material having improved wettability, barrier efficiency, and device reliability |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |