New! View global litigation for patent families

US20040080044A1 - Hybrid integrated circuit device and method for fabricating the same and electronic device - Google Patents

Hybrid integrated circuit device and method for fabricating the same and electronic device Download PDF

Info

Publication number
US20040080044A1
US20040080044A1 US10470549 US47054903A US20040080044A1 US 20040080044 A1 US20040080044 A1 US 20040080044A1 US 10470549 US10470549 US 10470549 US 47054903 A US47054903 A US 47054903A US 20040080044 A1 US20040080044 A1 US 20040080044A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
module
substrate
terminals
power
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10470549
Inventor
Shinji Moriyama
Tomio Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3677Wire-like or pin-like cooling fins or heat sinks
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894Materials of the insulating layers or coatings
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of H01L27/00 - H01L49/00 and H01L51/00, e.g. forming hybrid circuits
    • H01L25/165Containers
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/20Automatic control
    • H03G3/30Automatic control in amplifiers having semiconductor devices
    • H03G3/3036Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
    • H03G3/3042Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0263High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. IMC (insert mounted components)
    • H05K1/183Components mounted in and supported by recessed areas of the printed circuit board
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Other shape and layout details not provided for in H05K2201/09009 - H05K2201/09209; Shape and layout details covering several of these groups
    • H05K2201/099Coating over pads, e.g. solder resist partly over pads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Other shape and layout details not provided for in H05K2201/09009 - H05K2201/09209; Shape and layout details covering several of these groups
    • H05K2201/09909Special local insulating pattern, e.g. as dam around component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10371Shields or metal cases
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3405Edge mounted components, e.g. terminals
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Abstract

A hybrid integrated circuit device having high mount reliability comprises a module substrate which is a ceramic wiring substrate, a plurality of electronic component parts laid out on the main surface of the module substrate, a plurality of electrode terminals laid out on the rear surface of the module substrate, and a cap which is fixed to the module substrate to cover the main surface of the module substrate. The electrode terminals include a plurality of electrode terminals which are aligned along the edges of the module substrate and power voltage supply terminals which are located inner than these electrode terminals. The electrode terminals aligned along the substrate edges are coated, at least in their portions close to the substrate edge, with a protection film having a thickness of several tens micrometers or less. Connection reinforcing terminals consist of a plurality of divided terminals which are independent of each other, and are ground terminals.

Description

    TECHNICAL FIELD
  • [0001]
    The present invention relates to a hybrid integrated circuit device and an electronic device which incorporates the hybrid integrated circuit device, and particularly to a technique which is applied effectively to a high-frequency power amplifier module, which is used for the transmitter of a wireless communication unit such as a cellular telephone unit, and to a wireless communication unit (portable telephone unit) which incorporates the high-frequency power amplifier module.
  • BACKGROUND ART
  • [0002]
    One known hybrid integrated circuit device is a high-frequency power amplifier module which is used for the wireless communication section of mobile communication units such as automobile telephone units and portable telephone units.
  • [0003]
    Japanese Patent Unexamined Publications No. Hei 8(1996)-148597 and No. Hei 9(1997)-18145 describe hybrid integrated circuit devices.
  • [0004]
    The patent publication No. Hei 8(1996)-148597 describes semiconductor modules of LGA (Land Grid Array) type.
  • [0005]
    The patent publication No. Hei 9(1997)-18145 describes a technique for preventing cracks from occurring in a ceramic multi-layer substrate, from its positions at the rim of electrode terminals into the inside of substrate, based on the fabrication process, prior to the annealing process, of forming the electrode terminals on the surface of a laminated green sheet, and thereafter laminating a patterned greed sheet (a greed sheet with the formation, at its positions confronting the electrode terminals, of through-holes having a diameter smaller than the electrode terminals) on the laminated green sheet while leaving small areas of electrode terminals.
  • [0006]
    The high-frequency power amplifier module used for the portable telephone unit is amid the technical progress in terms of size reduction and performance upgrading. A high-frequency power amplifier module is mounted on a setup board (circuit board) by soldering the electrode terminals (connection terminals), which are located at the bottom edge of module, to the lands on the surface of setup board. Specifically, the high-frequency power amplifier module is placed by being positioned on the setup board, and solder which has been already applied to the lands of setup board is heated (to reflow) so that the module terminals are soldered to the lands and fixed on the setup board.
  • [0007]
    In recent years, there is a growing trend of the LGA structure adopted for the high-frequency power amplifier module to meet the demands of size reduction, performance upgrading, increasing pins, and mount area reduction.
  • [0008]
    The inventors of the present invention have confirmed the following programs in regard to the LGA structure of the high-frequency power amplifier module designed for the portable telephone unit.
  • [0009]
    [0009]FIG. 24 is a schematic diagram explaining the faulty setup of a high-frequency power amplifier module revealed by the study conducted by the inventors prior to the present invention. A high-frequency power amplifier module has its substrate 1 made of a multi-layer ceramic wiring substrate, and electrode terminals 2 are formed on the rear surface to align along the edge of substrate.
  • [0010]
    The high-frequency power amplifier module is mounted (fixed) on a setup board 3 by overlapping the electrode terminals 2 on the lands (foot print) 4 formed on the upper surface of the board 3, and fusing (to reflow) solder 5 which has been already applied to the lands 4 and the surface of electrode terminals 2 so that the electrode terminals 2 are fixed by soldering to the lands 4. Although the figure shows only one electrode terminal 2, all electrode terminals formed along the edges around the bottom of the module substrate 1 are connected to the lands to complete the mounting of module.
  • [0011]
    However, it was found that this high-frequency power amplifier module develops cracks 6 in the module substrate 1 as shown in FIG. 24, resulting in a degraded reliability of the high-frequency power amplifier module.
  • [0012]
    The electrode terminals 2 and solder 5 are both metallic and therefore have a greater bonding strength than the bonding strength between the ceramic module substrate 1 and the electrode terminals 2. In addition, the ceramic module substrate 1 has a thermal expansivity coefficient of around 7×10−6/° C., while the setup board 3 is a glass-epoxy board (made of glass fiber and epoxy resin) having a thermal expansivity coefficient of around 16×10−6/° C., exhibiting a significant difference.
  • [0013]
    In consequence, due to the stress caused by the difference of thermal expansion and contraction between the setup board 3 and electrode terminals 2, the relatively fragile module substrate 1 is liable to develop a crack 6. The crack 6 starts at a position (point) subjected to a large stress and advances deep into the module substrate 1 as shown in FIG. 24. The dashed-line arrows in the figure indicate the direction of stress which causes the crack. The development of crack 6 can deteriorate the reliability of high-frequency power amplifier module.
  • [0014]
    The above-mentioned patent publication No. Hei 9(1997)-18145 describes, as mentioned above, a technique for preventing cracks from occurring in a ceramic multi-layer substrate, from its positions at the rim of electrode terminals into the inside of substrate, based on the fabrication process, prior to the annealing process, of forming the electrode terminals on the surface of a laminated green sheet, and thereafter laminating a patterned greed sheet (a greed sheet with the formation, at its positions nearby the electrode terminals, of through-holes having a diameter smaller than the electrode terminals) on the laminated green sheet while leaving small areas of electrode terminals, however, it does not describe in detail the mechanism of crack development.
  • [0015]
    The inventors of the present invention have found a fact that cracks are liable to occur in the module substrate at its positions of the electrode terminals, at their positions close to the substrate edge, which are located close to the edges of both ends or sides of the module substrate. Namely, the development of cracks, which are liable at positions of the electrode terminals 2, in their portions close to the substrate edge, which are located close to the edges of the module substrate 1, can be alleviated by coating these portions at least with a protection film.
  • [0016]
    In regard to the above-mentioned conventional technique, i.e., overlapping of a green sheet, with through-holes which are smaller in diameter than the electrode terminals being formed, at positions confronting the electrode terminals, and subsequent annealing, it is necessary for the sake preventing the damage in the edge section to make wide edge section where the through-holes are narrowest, resulting in a larger green sheet and thus an increased size of high-frequency power amplifier module.
  • [0017]
    Moreover, the green sheet with through-holes overlaped on another green sheet necessitates marginal dimensions so as to ensure the covering of the rim of electrode terminals, results in a much larger green sheet.
  • [0018]
    Therefore, the conventional technique based on the overlapping of green sheet causes an increased dimensions of green sheet, which precludes the reduction in the size of module board and thus the size of high-frequency power amplifier module.
  • [0019]
    A green sheet having through-holes needs to be thicker to some extent for the sake of damage-free treatment, and the use of extra green sheet material results in an increased cost of the module.
  • [0020]
    It is an object of the present invention to provide a hybrid integrated circuit device having high mounting reliability, and an electronic device which incorporates this hybrid integrated circuit device.
  • [0021]
    Another object of the present invention is to provide a hybrid integrated circuit device having high mounting reliability and having potential of manufacturing cost reduction, and an electronic device which incorporates this hybrid integrated circuit device.
  • [0022]
    Still another object of the present invention is to provide a high-frequency power amplifier module having high mounting reliability, and a wireless communication unit which incorporates this high-frequency power amplifier module.
  • [0023]
    Still another object of the present invention is to provide a high-frequency power amplifier module having high mounting reliability and having potential of manufacturing cost reduction, and a wireless communication unit which incorporates this high-frequency power amplifier module.
  • [0024]
    These and other objects and novel features of the present invention will become apparent from the following description and attached drawings.
  • DISCLOSURE OF THE INVENTION
  • [0025]
    Among the affairs of the present invention disclosed in this specification, representatives are briefed as follows.
  • [0026]
    (1) The inventive hybrid integrated circuit device is structured as follows. It comprises a module substrate which is a rectangular ceramic wiring substrate, a plurality of electronic component parts laid out on the main surface of the module substrate, a plurality of electrode terminals laid out on the rear surface of the module substrate, and a metallic cap which is fixed to the module substrate to cover the main surface of the module substrate. The electrode terminals include a plurality of electrode terminals which are aligned along the edges of module substrate and power voltage supply terminals which are located inner than these electrode terminals. The electrode terminals aligned along the module substrate edges are coated, at least in their portions close to the substrate edge, with a protection film. A plurality of semiconductor amplifying elements are connected tandem on the module substrate to form a high-frequency power amplifier module. The protection film, which is a glass layer or solder resist layer, is formed by printing to have a thickness of several tens micrometers or less.
  • [0027]
    The metallic cap is fixed to the module substrate by means of resilient hooks which are part of the cap and hook stoppers which are provided on the module substrate. Four sets of hook and hook stopper are provided at the four corners of the cap and module substrate.
  • [0028]
    The module substrate has its four corners cut away inwardly, in which portions are disposed the hook stoppers made of conductor which latch with the hooks of the cap. The cap retains the rectangular profile. Further provided at the four corners of the module substrate are ground terminals, which are connected electrically to the conductive hook stoppers. The hooks extend downward to reach or nearly reach the rear surface of the module substrate.
  • [0029]
    The connection reinforcing terminals consist of a plurality of divided terminals which are independent of each other. For example, a plurality of power voltage supply terminals are aligned along one side of the module substrate and also along the direction orthogonal to this side.
  • [0030]
    (2) The hybrid integrated circuit device is fabricated based on the following method. The hybrid integrated circuit device comprises a module substrate of a ceramic wiring substrate, a plurality of electronic component parts laid out on the main surface of the module substrate, a plurality of electrode terminals laid out on the rear surface of the module substrate, and a cap which is fixed to the module substrate to cover the main surface of the module substrate. The method includes a step of overlapping a plurality of green sheets, with wiring patterns being formed thereon, and pressing the sheets to make a laminated green sheet having an electrode terminal section on the rear surface, a step of printing paste to form a protective overlay so that terminals located close to the edges of laminated green sheet are coated, at least in their portions close to the edge of laminated green sheet, with the protective overlay, and a step of annealing the laminated green sheet, electrode terminal section and protection film to complete a module substrate having electrode terminals which are partially coated with a protection film.
  • [0031]
    (3) The inventive electronic device is structured as follows. It comprises a setup board having lands for fixing a hybrid integrated circuit device on the main surface, and a high-frequency power amplifier module having its electrode terminals connected electrically by soldering to the lands. The hybrid integrated circuit device comprises a module substrate which is a rectangular ceramic wiring substrate, a plurality of electronic component parts laid out on the main surface of the module substrate, a plurality of electrode terminals laid out on the rear surface of the module substrate, and a rectangular metallic cap which is fixed to the module substrate to cover the main surface of the module substrate. Ground terminals are provided at the four corners of the module substrate. The metallic cap is fixed to the module substrate by means of resilient hooks which are part of the cap and hook stoppers which are provided on the module substrate. The hooks are fixed by soldering to the lands formed on the main surface of the setup board. The module substrate has its four corners cut away inwardly, in which portion are provided the hook stoppers. The cap has a rectangular profile. The electrode terminals include a plurality of electrode terminals which are aligned along the edges of module substrate and a plurality of power voltage supply terminals which are located inner than these electrode terminals. The power voltage supply terminals are fixed by soldering to the lands formed on the main surface of the setup board. The electrode terminals aligned along the edges of module board are coated, at least in their portions close to the board edge, with a protection film having a thickness of several tens micrometers or less. The hybrid integrated circuit device is a high-frequency power amplifier module, which constitutes a wireless communication unit.
  • [0032]
    The high-frequency power amplifier module (hybrid integrated circuit device) arranged as described in the above item (1) attains the following effectiveness.
  • [0033]
    (a) In the high-frequency power amplifier module (hybrid integrated circuit device), the electrode terminals of LGA structure aligned along the edges of module substrate are coated in their portions close to the substrate edge with a protection film, and accordingly even if there arises a thermal stress between the electrode terminals and the module substrate when the module is mounted on the setup board of portable telephone unit, the module substrate is prevented from cracking in its terminal border portion close to the substrate edge, and thus the package interior is free from penetration of water or the like through cracks, whereby the high-frequency power amplifier module and portable telephone unit are enhanced in reliability and life span.
  • [0034]
    (b) The protection film which is made from printed paste can be as thin as several tens micrometers or less, enabling the reduction of thickness of the module substrate and also the reduction of manufacturing cost owing to the reduced consumption of paste. In consequence, the reduction of manufacturing cost of the portable telephone unit can be attained.
  • [0035]
    (c) The protection film which is made from printed paste is thinner than a green sheet having through-holes, allowing the size reduction of the module substrate and thus the size reduction of the high-frequency power amplifier module. In consequence, the size reduction of the portable telephone unit can be attained.
  • [0036]
    (d) The high-frequency power amplifier module is fixed to the setup board by additional use of the power voltage supply terminals besides the electrode terminals, whereby the high-frequency power amplifier module is enhanced in mount rigidity. The power voltage supply terminals also serve as ground terminals, stabilizing the ground voltage in every circuit section of the high-frequency power amplifier module, whereby the stable operation can be expected. In consequence, the portable telephone unit operates stably, enabling the user to have comfortable communication.
  • [0037]
    (e) The power voltage supply terminals are aligned along the long side and short side of the module substrate. On this account, the high-frequency power amplifier module is mounted by being placed uprightly on multiple reflowing molten solder spots so that the module substrate is mounted by being spaced out evenly from the setup board, whereby power supply properties such as efficiency can be stabilized. In consequence, the portable telephone unit operates stably, enabling the user to have comfortable communication.
  • [0038]
    (f) The module substrate has the formation cut-away portions at both ends of long sides, in which portions the cap has its hooks latching with the hook stoppers of the module substrate, thereby building a package, and hook support arms have their solder fillet jutting out as little as 0.3 μm. Accordingly, the mount area can be virtually within the area defined by the profile of cap, enabling the reduction of mount area. In consequence, the size reduction of the portable telephone unit can be attained.
  • [0039]
    (g) The hook support arms extend downward to reach or nearly reach the rear surface of the module substrate, and accordingly the high-frequency power amplifier module, when mounted on the setup board by soldering, is connected electrically by solder to the grounding lands, whereby the high-frequency power amplifier module is enhanced in mount rigidity and ensured in electrical grounding. In consequence, the portable telephone unit operates stably, enabling the user to have comfortable communication.
  • [0040]
    (h) The provision of ground terminals at the four corners of the rectangular module substrate facilitates the layout design of external terminals including the signal terminals and power terminals of the high-frequency power amplifier module, and it also facilitates the layout of wiring lines on the setup board which mounts the module.
  • BRIEF EXPLANATION OF THE DRAWINGS
  • [0041]
    [0041]FIG. 1 is a schematic cross-sectional diagram of a high-frequency power amplifier module based on an embodiment (embodiment 1) of this invention;
  • [0042]
    [0042]FIG. 2 is a perspective view of the high-frequency power amplifier module of the embodiment 1;
  • [0043]
    [0043]FIG. 3 is a plan view of the bottom of the module substrate of the high-frequency power amplifier module of the embodiment 1;
  • [0044]
    [0044]FIG. 4 is a cross-sectional diagram showing part of the high-frequency power amplifier module of the embodiment 1;
  • [0045]
    [0045]FIG. 5 is a schematic cross-sectional diagram showing part of the module substrate;
  • [0046]
    [0046]FIG. 6 is a flowchart showing the fabrication process of the high-frequency power amplifier module of the embodiment 1;
  • [0047]
    [0047]FIG. 7 is a schematic cross-sectional diagram showing the laminated green sheet, with wiring lines and electrode terminals being formed thereon, in the fabrication process of the high-frequency power amplifier module of the embodiment 1;
  • [0048]
    [0048]FIG. 8 is a schematic cross-sectional diagram showing the module substrate, with the electrode terminals being coated in their outer edge section with a protection film, in the fabrication process of the high-frequency power amplifier module of the embodiment 1;
  • [0049]
    [0049]FIG. 9 is a schematic diagram showing the formation of the protection film;
  • [0050]
    [0050]FIG. 10 is a schematic cross-sectional diagram showing the module substrate, with electronic component parts being mounted thereon, in the fabrication process of the high-frequency power amplifier module of the embodiment 1;
  • [0051]
    [0051]FIG. 11 is a schematic cross-sectional diagram showing the module substrate, with the semiconductor chip and wiring lines being coated with resin, in the fabrication process of the high-frequency power amplifier module of the embodiment 1;
  • [0052]
    [0052]FIG. 12 is a schematic cross-sectional diagram showing the mount state of the high-frequency power amplifier module on the setup board of a portable telephone unit based on the embodiment 1;
  • [0053]
    [0053]FIG. 13 is a cross-sectional diagram showing part of the mount state of the high-frequency power amplifier module;
  • [0054]
    [0054]FIG. 14 is a cross-sectional diagram showing part of the mount state of the electrode terminal section of the high-frequency power amplifier module;
  • [0055]
    [0055]FIG. 15 is a plan view showing part of the layout of lands on the setup board;
  • [0056]
    [0056]FIG. 16 is an equivalent circuit diagram of the high-frequency power amplifier module;
  • [0057]
    [0057]FIG. 17 is a block diagram showing the functional arrangement of the portable telephone unit;
  • [0058]
    [0058]FIG. 18 is a schematic cross-sectional diagram of a high-frequency power amplifier module based on another embodiment (embodiment 2) of this invention;
  • [0059]
    [0059]FIG. 19 is a plan view of the bottom of the module substrate of the high-frequency power amplifier module of the embodiment 2;
  • [0060]
    [0060]FIG. 20 is a cross-sectional diagram showing partially the connection of an electrode terminal to the substrate of the high-frequency power amplifier module of the embodiment 2;
  • [0061]
    [0061]FIG. 21 is a plan view of the bottom of a high-frequency power amplifier module based on still another embodiment (embodiment 3) of this invention;
  • [0062]
    [0062]FIG. 22 is a perspective view of a high-frequency power amplifier module based on still another embodiment (embodiment 4) of this invention;
  • [0063]
    [0063]FIG. 23 is a cross-sectional diagram showing part of the high-frequency power amplifier module of the embodiment 4; and
  • [0064]
    [0064]FIG. 24 is a schematic diagram explaining the faulty mounting of a high-frequency power amplifier module revealed by the study conducted by the inventors prior to the present invention.
  • BEST MODE FOR CARRYING OUT THE INVENTION
  • [0065]
    The embodiments of this invention will be explained in detail with reference to the drawings. Throughout the figures, items having the same functions are referred to by the common symbols, and explanation thereof is not repeated.
  • Embodiment 1
  • [0066]
    [0066]FIG. 1 through FIG. 17 are diagrams pertaining to a high-frequency power amplifier module and a portable telephone unit which incorporates the module based on an embodiment (embodiment 1) of this invention. Among the figures, FIG. 1 through FIG. 11 are of the high-frequency power amplifier module, and FIG. 12 through FIG. 17 are of the portable telephone unit.
  • [0067]
    Explained in this embodiment are a high-frequency power amplifier module, as hybrid integrated circuit device, having amplifying systems for GSM (Global System for Mobile Communication) and DCS (Digital Cellular System), and a wireless communication unit which incorporates the high-frequency power amplifier module.
  • [0068]
    The high-frequency power amplifier module 10 has an external appearance of a flat cuboid as shown in FIG. 1 and FIG. 2.
  • [0069]
    The high-frequency power amplifier module 10 is structured to have a module substrate 11 which is a ceramic wiring substrate and a cap 12 which is put on one surface (main surface) of the module substrate 11, thereby building a flat cuboidal package 13.
  • [0070]
    The cap 12, which is made of metal, has the electromagnetic shielding effect. The cap 12 is formed by bending a metallic sheet to have a shape of rectangular box with side walls 30 as shown in FIG. 2. Both long side end sections of the cap 12 extend downwardly to form hook support arms 31. The hook support arms 31 have their end section formed to become hooks 32 which protrude inwardly. The hook support arm 31 causes the hook 32 to latch resiliently with a stopper 33 which is a stepped portion of the module substrate 11 as shown in FIG. 4. The module substrate 11 has its four corners cut away inwardly to allow rooms for the hook support arms 31 as shown in FIG. 3. This cut-away portion 34 has a step in the thickness direction, which becomes the stopper 33 to latch with the hook 32 as shown in FIG. 4.
  • [0071]
    A conductor layer 35 is formed to extend from the stopper 33 to the rear surface of the module substrate 11. The conductor layers 35, in their portion running on the rear surface of module substrate 11 become terminals 35 a, which can be used as connection terminals for fixing the high-frequency power amplifier module 10 to the setup board and also as ground terminals. With grounding lands 37 being formed on the main surface of setup board 36 in correspondence to the terminals 35 a, the cap 12 used for electromagnetic shielding can be connected to the ground of the setup board by way of the hooks 32 and conductor layers 35. The hook support arm 31 extends to reach or nearly reach the rear surface of the module substrate 11 as shown in FIG. 4, and the high-frequency power amplifier module 10, when it is mounted on the setup board 36, is connected electrically by solder 38 to the grounding lands 37, whereby the high-frequency power amplifier module 10 is enhanced in mount rigidity and ensured in electrical grounding.
  • [0072]
    The provision of ground terminals at the four corners of the rectangular module substrate 11 facilitates the layout design of external terminals including signal terminals and power terminals of the high-frequency power amplifier module 10, and it also facilitates the layout of wiring lines on the setup board which mounts the module 10.
  • [0073]
    The module substrate 11 is a ceramic wiring substrate which is formed, for example, by laminating glass ceramics and annealing at a low temperature. The module substrate 11 mounts chip resistors 15, chip capacitors 16, etc. on its main surface as shown in FIG. 1. The module substrate 11 has a recessed area on the main surface, on the bottom of which is mounted a semiconductor chip 17 which constitutes semiconductor amplifying elements. The semiconductor chip 17 has its electrode pins (not shown) connected electrically by wires 18 to wiring lines (not shown) formed on the main surface of the module substrate 11. The semiconductor chip 17 and wires 18 are coated with insulative resin 19 so as to be durable against humidity.
  • [0074]
    The module substrate 11 has on its rear surface the formation of a plurality of electrode terminals 20 aligned along the edges of substrate and a plurality of power voltage supply terminals 21 arranged in the inner area as shown in FIG. 1 and FIG. 3. The electrode terminals 20 and power voltage supply terminals 21, which are intended for surface mounting of LGA structure, are made from a conductor layer formed on the rear surface of the module substrate 11.
  • [0075]
    The high-frequency power amplifier module 10 is fixed to the setup board by additional use of the power voltage supply terminals 21 besides the electrode terminals 20, whereby the high-frequency power amplifier module 10 is enhanced in mount rigidity. The power voltage supply terminals 21 also serve as ground terminals, stabilizing the ground voltage in every circuit section of the high-frequency power amplifier module 10, whereby the stable operation of the module can be expected.
  • [0076]
    The chip resistors 15, chip capacitors 16 and semiconductor chip 17 are fixed by being connected to electrode pads 22 and mount pads 23 which are formed on the main surface of the module substrate 11. The electrode pads 22 and mount pads 23 are made from matalized conductive layers. The portion of module substrate where the semiconductor chip 17 is mounted has the formation of a plurality of through-holes (via holes), which are filled with conductor 24. The conductor 24 connects electrically the mount pads 23 to the power voltage supply terminals 21. The power voltage supply terminals 21 are occasionally used as ground terminals to be connected electrically to the ground pins of semiconductor chip 17. Namely, the power voltage supply terminals 21 can be entirely ground terminals, or can be partially ground terminals and partially connection reinforcing terminals.
  • [0077]
    The power voltage supply terminals 21 are arranged along the long and short sides of the module substrate 11. In case there is only one power voltage supply terminal 21, the module substrate 11, i.e., the high-frequency power amplifier module 10, when placed on molten solder at the time of mounting, can possibly incline with respect to the setup board. Therefore, in the embodiment 1, solder 38 is fused on the horizontally placed setup board 36, while using the power voltage supply terminals 21 arranged along the long and short sides of the module substrate 11 to support the module substrate 11 (high-frequency power amplifier module 10) horizontally, thereby preventing the high-frequency power amplifier module 10 from being fixed aslant with respect to the setup board, as shown in FIG. 12.
  • [0078]
    The electrode terminals 20 aligned along the edges of module substrate 11 have the following functions. The electrode terminals 20 are numbered for the purpose of explanation in FIG. 3. Terminals #1, #8, #9, #12, #13, #18, #19, #20 and #24 are non-contact (NC) terminals, #2, #10 and #22 are ground terminals, #3, #4 and #5 are Vdd-GSM terminals, #6 is a Vapc-GSM terminal, #7 is a Pout-DCS terminal, #11 is a Pout-GSM terminal, #14 is a Vapc-DCS terminal, #15, #16 and #17 are Vdd-DCS terminals, #21 is a Pin-GSM terminal, and #23 is a Pin-DCS terminal.
  • [0079]
    As a feature of this invention, the electrode terminals 20 is coated in their portion close to the module substrate edge with a protection film 40 as shown in FIGS. 1, 3, 5 and 14. In FIG. 3, the power voltage supply terminals 21 and conductor layer 35, which are all conductor, are shown by dashed lines.
  • [0080]
    The protection film 40 is formed by the following process. Initially, a plurality of green sheets, with wiring patterns being formed thereon, are overlaped, and the sheets are pressed to make a laminated green sheet having an electrode terminal section on the rear surface. Next, paste of glass or solder resist is printed to cover at least the rim section of electrode terminals, thereby forming a protective overlay. Next, the green sheet, electrode terminal section and protective overlay are treated by the annealing process.
  • [0081]
    The annealing process causes the laminated green sheet to become a module substrate, with the electrode terminal section on the surface and protective overlay of terminal section turning into electrode terminals and protection film. The paste is printed thinner so that the protection film is made as thin as several tens micrometers or less. Consequently, the consumption of paste is reduced and thus the manufacturing cost of module substrate can be reduced, and a thinner module substrate 11 can be accomplished.
  • [0082]
    The print position can be selected arbitrarily based on the design of screen pattern, which enables accurate printing of a precise pattern. In consequence, the module substrate can be made smaller by the amount of reduced marginal area for electrode terminals at the substrate edges, and thus the module substrate can be made smaller, and thus the high-frequency power amplifier module can be made more compact.
  • [0083]
    [0083]FIG. 9 shows schematically the formation of a protective overlay 48 based on screen printing on a laminated green sheet 43, with an electrode terminal section 47 being formed on its rear surface. The screen 42 stretched across the frame 41 is positioned and brought closely to the rear surface of laminated green sheet 43, and next the skeg 44 is moved so that paste 45 on the screen 42 is printed on a selected position on the rear surface of laminated green sheet 43 to form a protective overlay 48.
  • [0084]
    Subsequently, the laminated green sheet 43 inclusive of the electrode terminal section 47 and protective overlay 48 is treated by the annealing process. The annealing process causes the electrode terminal section and protective overlay to turn into the electrode terminals 20 and protection film 40, and the laminated green sheet 43 becomes a module substrate 11 as shown in FIG. 5.
  • [0085]
    [0085]FIG. 15 is a plan view of part of the setup board 36 which mounts the high-frequency power amplifier module 10. Lands include grounding lands 37 located at the four corners of substrate corresponding to the terminals 35 a, terminal lands 49 a, to which the electrode terminals 20 are fixed, aligned between the ground lands 37, and lands 49 b to which the power voltage supply terminals 21 are fixed. These lands have application of solder on the surface.
  • [0086]
    Next, the fabrication process of the high-frequency power amplifier module 10 of the embodiment 1 will be explained briefly with reference to the flowchart of FIG. 6. The high-frequency power amplifier module 10 is fabricated and shipped through the processing steps as shown by the flowchart of FIG. 6, which include: preparation of laminated green sheet (step 101), printing of protective overlay (step 102), annealing (step 103), application of solder to module substrate (step 104), mounting of parts (step 105), solder reflow (step 106), cleaning (step 107), wire boding (step 108), coating of resin (step 109), baking (step 110), fixing of cap (CAP) (step 111), dicing of module substrate (step 112), selection (step 113), and packing (step 114). The module substrate may be fabricated for each device, or the module substrate may be divided into devices after caps are put on.
  • [0087]
    The laminated green sheet 43 is made by, for example, overlapping a plurality of dielectric sheets (green sheets) and pressing the sheets as shown in FIG. 7. The figure shows the structure including five green sheets laminated. The diagram corresponds to FIG. 1.
  • [0088]
    The laminated green sheet 43 has the formation on the rear surface thereof of a conductor layer 70 which becomes the electrode terminals 20 and power voltage supply terminals 21, and has the formation on the main surface thereof of another conductor layer 70 which becomes the electrode pads 22 and mount pads 23 for mounting electronic component parts. The portion of conductor layer 70 for the electrode terminals 20 is called the electrode terminal section 47 as mentioned previously. In the area where the semiconductor chip is mounted, the upper first and second green sheets are cut away to make a recessed area on the laminated green sheet 43. This recessed area also has on its bottom the formation of a conductor layer 70: (step 101).
  • [0089]
    Next, with the laminated green sheet 43 being turned over, the above-mentioned paste is printed on the rim of electrode terminals 20 which are close to the edges of laminated green sheet 43, thereby forming the protective overlay 48: (step 102), and the sheet 43 is treated by annealing: (step 103), and the module substrate 11 having the electrode terminals 20 and power voltage supply terminals 21 is made as shown in FIG. 8. The electrode terminals 20 are coated in their rim portion close to the edge of module substrate 11 with the protection film 40. The electrode pads 22, mount pads 23 and conductors 24 are also formed. Wiring lines of this module substrate 11 have the strip line structure or micro strip line structure.
  • [0090]
    Next, solder is applied to the surface of all conductor layers: (step 104), electronic component parts including the semiconductor chip 17, chip resistors 15 and chip capacitors 16 are mounted: (step 105), and the solder is heated to reflow so that the electronic parts are connected: (step 106).
  • [0091]
    The module substrate 11 is around 0.8 mm in thickness, 15 mm in width and 8 mm in length, for example. The thickness of the electrode of the electrode terminal is about 10 μm. The protection film which partially covers the electrode terminals is around several tens micrometers or less in thickness.
  • [0092]
    Next, the module substrate is cleaned to wash off flux: (step 107), the semiconductor chip 17 is connected from its terminals (not shown) to wiring lines by conductive wires 18: (step 108), and the semiconductor chip 17 and wires 18 are coated with insulative resin 19: (step 109).
  • [0093]
    Next, the module substrate is baked to harden the insulative resin 19: (step 110).
  • [0094]
    Next, caps 12 are put on the module substrate 11: (step 111), and the substrate is divided into high-frequency power amplifier modules 10 as shown in FIG. 2: (step 112). Next, the modules 10 are selected in terms of quality: (step 113), and good modules are packed for shipment: (step 113).
  • [0095]
    The following explains an electronic device, i.e., portable telephone unit (wireless communication unit), which incorporates the inventive high-frequency power amplifier module 10. The high-frequency power amplifier module 10 is mounted on the setup board 36 of the portable telephone unit (wireless communication unit). FIG. 12 shows the high-frequency power amplifier module 10 mounted on the setup board 36. The high-frequency power amplifier module 10 is placed by being positioned on the setup board 36 having a land pattern as shown in FIG. 15. Solder which has been applied to the surface of lands (37,49 a and 49 b) and terminals (20,21 and 35 a) is heated to reflow so that the module is connected to them, and the portable telephone unit as shown in FIG. 12 (only the module setup portion is shown) is completed.
  • [0096]
    [0096]FIG. 13 is a cross-sectional diagram showing the fitting of the hook 32. The conductor layer 35, the hook 32 and the lower end of the hook support arm 31 are fixed to the grounding land 37 by solder 38. The hook support arm 31 has its solder fillet on its outer surface jutting out as little as around 0.3 μm for example. Based on the package structure built by the module substrate 11 and cap 12, with the hooks 3 of cap latching with the hook stoppers 33 of module substrate 11 in the cut-away portions 34 provided at both ends of long side of the module substrate 11, and on the jut-out length of solder fillet as small as 0.3 μm, it is possible to lay out the grounding lands 37 in rectangular areas created on the extended lines of the substrate sides. In consequence, the size reduction of the setup board 36 of the portable telephone unit and thus the size reduction of the portable telephone unit can be attained.
  • [0097]
    The electrode terminals 20 of LGA structure aligned along the edges of module substrate 11 are coated in their portion close to the substrate edge with the protection film 40 as shown in FIG. 14, and consequently even if there arises a thermal stress between the electrode terminals 20 and the module substrate 11, the module substrate 11 is prevented from developing cracks 6 shown in FIG. 24 in its terminal border portion close to the substrate edge.
  • [0098]
    In consequence, the interior of package 13 is free from penetration of water or the like through cracks, whereby the high-frequency power amplifier module 10 is enhanced in reliability and life span.
  • [0099]
    The high-frequency power amplifier module 10 of the embodiment 1 has a circuit arrangement as shown in FIG. 16, which includes line patterns and electronic component parts including semiconductor amplifying elements formed and mounted on the module substrate 11.
  • [0100]
    The high-frequency power amplifier module has an amplifying system “e” for GSM and another amplifying system “f” for DCS. These amplifying systems “e” and “f” have the same circuit arrangement and are different in some of their component parts. The following is the explanation of amplifying system “e”, which is common to the amplifying system “f”, with its component parts being written in parenthesis.
  • [0101]
    Among the external electrode terminals of the module, the amplifying system “e” has an input terminal Pin-GSM (Pin-DCS), an output terminal Pout-GSM (Pout-DCS), a first reference voltage, i.e., power voltage, terminal Vdd-GSM (Vdd-DCS), a bias voltage terminal Vapc-GSM (Vapc-DCS), and a second reference voltage, i.e., ground voltage, terminal GND (common).
  • [0102]
    Three amplifying stages are connected tandem between the terminals Pin-GSM (Pin-DCS) and Pout-GSM (Pout-DCS). The first, second and third (last) amplifying stages are transistors Q1, Q2 and Q3 (Q4, Q5 and Q6), respectively.
  • [0103]
    The transistor of each stage has a control terminal (gate electrode) which receives the input signal or bias voltage to the stage, a first terminal (drain electrode) which releases the output signal of the stage, and a second terminal (source electrode) which receives the reference voltage (ground voltage) for the stage.
  • [0104]
    The Pin-GSM (Pin-DCS) is connected to the gate electrode of the transistor Q1 (Q4) through a matching circuit L1 (L8). The second and third transistors have their gate electrodes connected to the drain electrodes of the respective former-stage transistors through matching circuits L3 (L10) and L5 (L12), respectively. The last-stage, i.e., output, transistor Q3 (Q6) has its drain electrode connected to the Pout-GSM (Pout-DCS) through a matching circuit L3 (L6).
  • [0105]
    All transistors Q1, Q2 and Q3 (Q4, Q5 and Q6) have their drain electrodes connected to the Vdd-GSM (Vdd-DCS) through matching circuits L2, L4 and L6 (L9, L11 and L13).
  • [0106]
    All transistors Q1, Q2 and Q3 (Q4, Q5 and Q6) have their gate electrodes connected to the Vapc-GSM (Vapc-DCS). Arranged on the path between these gate electrodes and the Vapc-GSM (Vapc-DCS) are bias circuits which control the bias voltages of the gate electrodes. The bias circuits are made up of voltage dividing resistors R1-R5 (R6-R10).
  • [0107]
    The portion of FIG. 16 enclosed by the dashed line is the semiconductor chip (FET chip) 17. The semiconductor chip 17 incorporates the transistors Q1 and Q2 of the GSM amplifying system “e” and the bias voltage setting resistors R1, R2, R3, R4 and R5 for the transistors Q1 and Q2, and the transistors Q4 and Q5 of the DCS amplifying system “f” and the bias voltage setting resistors R6, R7, R8, R9 and R10 for the transistors Q4 and Q5. Based on the monolithic structure of these elements, the high-frequency power amplifier module can be made compact and the manufacturing cost can be reduced.
  • [0108]
    This high-frequency power amplifier module is built in a portable telephone unit as shown in FIG. 17. The figure is a block diagram of part of a dual-band wireless communication unit, showing a portion from a high-frequency signal processor IC (RF linear) 50 up to an antenna 51. The circuit arrangement is divided into the GSM amplifying system and DCS amplifying system which include a power amplifier (PA) 58 a and power amplifier (PA) 58 b, respectively.
  • [0109]
    The antenna 51 is connected to the antenna terminal of the antenna transmission/reception switching device 52. The antenna transmission/reception switching device 52 has terminals Pout1 and Pout2 for receiving the outputs of the PA58 a and PA58 b, reception terminals RX1 and RX2, and control terminals control1 and control2.
  • [0110]
    The signal for GSM from the high-frequency signal processor IC 50 is put in to the PA58 a and released to the Pout1. The output of PA58 a is detected by a coupler 54 a, and the detected signal is fed back to an automatic output control circuit (APC circuit) 53. The APC circuit 53 operates based on the detected signal to control the PA58 a.
  • [0111]
    Similarly, the signal for DCS from the high-frequency signal processor IC 50 is put in to the PA58 b and released to the Pout2. The output of PA58 b is detected by a coupler 54 b, and the detected signal is fed back to the APC circuit 53. The APC circuit 53 operates based on the detected signal to control the PA58 b.
  • [0112]
    The antenna transmission/reception switching device 52 has a duplexer 55. The duplexer 55 has its one terminal connected to the antenna terminal, and has another two terminals connected to a GSM transmission/reception switch 56 a and to a DCS transmission/reception switch 56 b.
  • [0113]
    The transmission/reception switch 56 a has its a-contact connected to the Pout1 through a filter 57 a, and has its b-contact connected to the reception terminal RX1 through a capacitor C1. The transmission/reception switch 56 a is operated to select the a-contact or b-contact by a control signal received on the control terminal 1.
  • [0114]
    The transmission/reception switch 56 b has its a-contact connected to the Pout2 through a filter 57 b, and has its b-contact connected to the reception terminal RX2 through a capacitor C2. The transmission/reception switch 56 b is operated to select the a-contact or b-contact by a control signal received on the control terminal 2.
  • [0115]
    A filter 60 a and low-noise amplifier (LNA) 61 a are connected in this order between the reception terminal RX1 and the high-frequency signal processor IC 50. A filter 60 b and low-noise amplifier (LNA) 61 b are connected in this order between the reception terminal RX2 and the high-frequency signal processor IC 50.
  • [0116]
    This wireless communication unit performs both the GSM communication and DCS communication.
  • [0117]
    The embodiment 1 has the following effectiveness.
  • [0118]
    (1) In the high-frequency power amplifier module (hybrid integrated circuit device), the electrode terminals 20 of LGA structure aligned along the edges of module substrate 11 are coated in their portions close to the substrate edge with the protection film 40, and accordingly even if there arises a thermal stress between the electrode terminals 20 and the module substrate 11 when the module is mounted on the setup board 36 of portable telephone unit, the module substrate 11 is prevented from cracking in its terminal border portion close to the substrate edge and thus the interior of package 13 is free from penetration of water or the like through cracks, whereby the high-frequency power amplifier module 10 and portable telephone unit are enhanced in reliability and life span.
  • [0119]
    (2) The protection film 40 which is made from printed paste can be as thin as several tens micrometers or less, enabling the reduction of thickness of the module substrate and also the reduction of manufacturing cost owing to the reduced consumption of paste. In consequence, the reduction of manufacturing cost of the portable telephone unit can be attained.
  • [0120]
    (3) The protection film 40 is formed by printing paste instead of using a green sheet having through-holes, which enables the size reduction of the module substrate 11 and thus the size reduction of the high-frequency power amplifier module 10. In consequence, the size reduction of the portable telephone unit can be attained.
  • [0121]
    (4) The high-frequency power amplifier module 10 is fixed to the setup board 36 by additional use of the power voltage supply terminals 21 besides the electrode terminals 20, whereby the high-frequency power amplifier module 10 is enhanced in mount rigidity. The power voltage supply terminals 21 also serve as ground terminals, stabilizing the ground voltage in every circuit section of the high-frequency power amplifier module 10, whereby the stable operation can be expected. In consequence, the portable telephone unit operates stably, enabling the user to have comfortable communication.
  • [0122]
    (5) The power voltage supply terminals 21 are arranged along the long side and short side of the module substrate 11. On this account, the high-frequency power amplifier module 10 is mounted by being placed uprightly on multiple reflowing molten solder spots so that the module substrate 11 is mounted by being spaced out evenly from the setup board 36, whereby power supply probabilities such as efficiency can be stabilized. In consequence, the portable telephone unit operates stably, enabling the user to have comfortable communication.
  • [0123]
    (6) The module substrate 11 has the formation cut-away portions 34 at both ends of long side, in which portions the cap 12 has its hooks 32 latching with the hook stoppers 33 of the module substrate 11, thereby building a package, and the hook support arms 31 have their solder fillet jutting out as little as 0.3 μm. Accordingly, the mount area can be virtually within the area defined by the profile of cap 12, enabling the reduction of mount area. In consequence, the size reduction of the portable telephone unit can be attained.
  • [0124]
    (7) The hook support arms 31 extend downward to reach or nearly reach the rear surface of the module substrate 11, and accordingly the high-frequency power amplifier module 10, when mounted on the setup board 36 by soldering, is connected electrically by soldering to the grounding lands 37, whereby the high-frequency power amplifier module 10 is enhanced in mount rigidity and ensured in electrical grounding. In consequence, the portable telephone unit operates stably, enabling the user to have comfortable communication.
  • [0125]
    (8) The provision of ground terminals at the four corners of the rectangular module substrate 11 facilitates the layout design of external terminals including the signal terminals and power terminals of the high-frequency power amplifier module 10, and it also facilitates the layout of wiring lines on the setup board which mounts the module 10.
  • Embodiment 2
  • [0126]
    [0126]FIG. 18 is a schematic cross-sectional diagram of a high-frequency power amplifier module based on another embodiment (embodiment 2) of this invention. FIG. 19 is a plan view of the bottom of the module substrate of the high-frequency power amplifier module. FIG. 20 is a cross-sectional diagram showing partially the connection of an electrode terminal to the setup board of the high-frequency power amplifier module.
  • [0127]
    In this example of the embodiment 2, a protection film 40 is coated around the whole rim of the electrode terminals 20 and power voltage supply terminals 21 as shown in FIG. 18, FIG. 19 and FIG. 20. The embodiment 2 has the same effectiveness as the embodiment 1.
  • Embodiment 3
  • [0128]
    [0128]FIG. 21 is a plan view of the bottom of a high-frequency power amplifier module based on still another embodiment (embodiment 3) of this invention. In this example of the embodiment 3, hook stoppers 33 are disposed at the middle of the sides of the module substrate 11. In correspondence to these hook stoppers 33, the cap 12 has its hook support arms 31 (not shown) located at the middle of the sides of the cap 12. In the embodiment 3, the foot print on the terminal side can be connected without jutting out of the module substrate, allowing the user's circuit board to have an increased setup area.
  • Embodiment 4
  • [0129]
    [0129]FIG. 22 is a perspective view of a high-frequency power amplifier module based on still another embodiment (embodiment 4) of this invention, and FIG. 23 is a cross-sectional diagram of the hook/stopper section of the module substrate 11 and cap 12. In the embodiment 4, the module substrate 11 has, on its two confronting sides, cut-away portions 80, and the cap 12 has lugs 81 to latch with the substrate cut-away portions. The cap 12 is put on the module substrate 11, and the lugs 81 and cut-away portions are coupled and fixed by solder 82.
  • [0130]
    According to the embodiment 4, when the caps are soldered to the substrate before it is diced, unsuccessful division due to erroneous soldering which bridges between adjacent caps can virtually be avoided.
  • [0131]
    Although the present invention has been described in connection with the specific embodiments, the invention is not confined to these embodiments, but various alterations are obviously possible without departing from the essence of the invention. For example, the foregoing embodiments are high-frequency power amplifier modules as hybrid integrated circuit device, the present invention is applicable to other hybrid integrated circuit devices and electronic devices which incorporate these devices. For example, the present invention can also be applied to the voltage-controlled oscillator (VCO) and antenna switch among the circuit devices used in portable telephone units.
  • [0132]
    Although the semiconductor amplifying elements used for the amplifying stages of the embodiment 1 are MOS (Metal Oxide Semiconductor) FETs, these elements may be replaced with transistors of other types such as silicon bipolar transistors, GaAs-MES (Metal-Semiconductor) FETs, HBT (Hetero Junction Bipolar Transistors), HEMT (High Electron Mobility Transistors), and Si—Ge FETs.
  • [0133]
    Industrial Applicability:
  • [0134]
    As described above, the inventive hybrid integrated circuit device is used by being incorporated as a high-frequency power amplifier module which is used in the transmitter of wireless communication units such as cellular telephone units. Particularly, the inventive high-frequency power amplifier module has its module substrate reinforced in the portion close to the substrate edge by the coating of a protection film, whereby the occurrence of substrate cracking at the time of module mounting can be alleviated and the reliability of module mounting can be enhanced.

Claims (38)

  1. 1. A hybrid integrated circuit device comprising:
    a module substrate which is a ceramic wiring substrate;
    a plurality of electronic component parts laid out over the main surface of said module substrate;
    a plurality of electrode terminals laid out over the rear surface of said module substrate; and
    a cap which is fixed to said module substrate to cover the main surface of said module substrate,
    wherein electrode terminals which are located close to the edges of said module substrate are coated, at least in their portions close to the substrate edge, with a protection film.
  2. 2. A hybrid integrated circuit device according to claim 1, wherein electrode terminals aligned along the edges of said module substrate are coated, at least in their portions close to the substrate edge, with a protection film.
  3. 3. A hybrid integrated circuit device according to claim 1, wherein said protection film has a thickness of several tens micrometers or less.
  4. 4. A hybrid integrated circuit device according to claim 1, wherein said module substrate has the formation of a plurality of semiconductor amplifying elements which are connected tandem to configure a high-frequency power amplifier module.
  5. 5. A hybrid integrated circuit device comprising:
    a module substrate which is a ceramic wiring substrate;
    a plurality of electronic component parts laid out over the main surface of said module substrate;
    a cap which is fixed to said module substrate to cover the main surface of said module substrate; and
    a plurality of electrode terminals laid out over the rear surface of said module substrate,
    wherein said electrode terminals include a plurality of electrode terminals which are aligned along the edges of said module substrate and power voltage supply terminals which are located inner than these electrode terminals.
  6. 6. A hybrid integrated circuit device according to claim 5, wherein said power voltage supply terminals are comprised of a plurality of divided terminals which are independent of each other.
  7. 7. A hybrid integrated circuit device according to claim 5, wherein said power voltage supply terminals include a plurality of terminals aligned along one side of said module substrate and a plurality of terminals aligned in the direction orthogonal to said one side.
  8. 8. A hybrid integrated circuit device according to claim 5, wherein said power voltage supply terminals are ground terminals.
  9. 9. A hybrid integrated circuit device according to claim 5, wherein said module substrate has the formation of a plurality of semiconductor amplifying elements which are connected tandem to configure a high-frequency power amplifier module.
  10. 10. A hybrid integrated circuit device comprising:
    a module substrate which is a ceramic wiring substrate;
    a plurality of electronic component parts laid out over the main surface of said module substrate;
    a plurality of electrode terminals laid out over the rear surface of said module substrate; and
    a cap which is fixed to said module substrate to cover the main surface of said module substrate,
    wherein said electrode terminals include a plurality of electrode terminals which are aligned along the edges of said module substrate and power voltage supply terminals which are located inner than these electrode terminals, said electrode terminals aligned along the edges of said module substrate being coated, at least in their portions close to the substrate edge, with a protection film.
  11. 11. A hybrid integrated circuit device according to claim 10, wherein said power voltage supply terminals are comprised of a plurality of divided terminals which are independent of each other.
  12. 12. A hybrid integrated circuit device according to claim 10, wherein said power voltage supply terminals include a plurality of terminals aligned along one side of said module substrate and a plurality of terminals aligned in the direction orthogonal to said one side.
  13. 13. A hybrid integrated circuit device according to claim 10, wherein said power voltage supply terminals are ground terminals.
  14. 14. A hybrid integrated circuit device according to claim 10, wherein said protection film is formed by printing to have a thickness of several tens micrometers or less.
  15. 15. A hybrid integrated circuit device according to claim 10, wherein said module substrate has the formation of a plurality of semiconductor amplifying elements which are connected tandem to configure a high-frequency power amplifier module.
  16. 16. A hybrid integrated circuit device comprising:
    a module substrate which is a ceramic wiring substrate;
    a plurality of electronic component parts laid out over the main surface of said module substrate;
    a plurality of electrode terminals laid out over the rear surface of said module substrate; and
    a rectangular metallic cap which is fixed to said module substrate to cover the main surface of said module substrate,
    wherein said module substrate has the formation of ground terminals at the four corners thereof.
  17. 17. A hybrid integrated circuit device according to claim 16, wherein said device has a means of fixing said cap over said module substrate, said fixing means being located at the four corners of said cap and said module substrate and connected electrically to said ground terminals.
  18. 18. A hybrid integrated circuit device according to claim 17, wherein said module substrate has its four corners cut away to recess inwardly, with said fixing means being disposed in said recessed portions.
  19. 19. A hybrid integrated circuit device according to claim 17, wherein said fixing means have their lower ends extending to reach or nearly reach the rear surface of said module substrate.
  20. 20. A hybrid integrated circuit device according to claim 16, wherein said electrode terminals are aligned along the edges of said module substrate, with at least portions thereof close to the substrate edge being coated with a protection film.
  21. 21. A hybrid integrated circuit device according to claim 16, wherein said electrode terminals include a plurality of electrode terminals which are aligned along the edges of said module substrate and power voltage supply terminals which are located inner than these electrode terminals.
  22. 22. A hybrid integrated circuit device according to claim 21, wherein said protection film has a thickness of several tens micrometers or less.
  23. 23. A hybrid integrated circuit device according to claim 21, wherein said power voltage supply terminals are ground terminals.
  24. 24. A hybrid integrated circuit device according to claim 16, wherein said module substrate has the formation of a plurality of semiconductor amplifying elements which are connected tandem to configure a high-frequency power amplifier module.
  25. 25. A method of fabricating a hybrid integrated circuit device which comprises: a module substrate which is a ceramic wiring substrate; a plurality of electronic component parts laid out over the main surface of said module substrate; a plurality of electrode terminals laid out over the rear surface of said module substrate; and a cap which is fixed to said module substrate to cover the main surface of said module substrate,
    said method comprising the steps of:
    overlapping a plurality of green sheets, with wiring patterns being formed thereon and pressing the sheets to make a laminated green sheet having an electrode terminal section over the rear surface;
    printing paste to form a protective overlay so that terminals located close to the edges of said module substrate are coated, at least in their portions close to the substrate edge, with said protective overlay; and
    annealing said laminated green sheet, said electrode terminal section and said protective overlay, thereby making said module substrate having electrode terminals which are partially coated with a protection film.
  26. 26. A method of fabricating a hybrid integrated circuit device which comprises: a module substrate which is a ceramic wiring substrate; a plurality of electronic component parts laid out over the main surface of said module substrate; a plurality of electrode terminals laid out over the rear surface of said module substrate; and a cap which is fixed to said module substrate to cover the main surface of said module substrate,
    said method comprising the steps of:
    overlapping a plurality of green sheets, with wiring patterns being formed thereon and pressing the sheets to make a laminated green sheet having an electrode terminal section over the rear surface;
    printing paste to form a protective overlay so that terminals are coated, at least in their rim section, with said protective overlay; and
    annealing said laminated green sheet, said electrode terminal section and said protective overlay, thereby making said module substrate having electrode terminals which are partially coated with a protection film.
  27. 27. An electronic device comprising a hybrid integrated circuit device and a setup board which has lands over the main surface thereof for fixing said hybrid integrated circuit device, said hybrid integrated circuit device having its electrode terminals connected electrically by soldering to the lands of said setup board,
    wherein said hybrid integrated circuit device is the hybrid integrated circuit device set forth in claim 1.
  28. 28. An electronic device according to claim 27, wherein said hybrid integrated circuit device comprises a high-frequency power amplifier module, and constitutes a wireless communication unit.
  29. 29. An electronic device comprising a hybrid integrated circuit device and a setup board which has lands over the main surface thereof for fixing said hybrid integrated circuit device, said hybrid integrated circuit device having its electrode terminals connected electrically by soldering to the lands of said setup board,
    wherein said hybrid integrated circuit device is the hybrid integrated circuit device set forth in claim 5, with said power voltage supply terminals being fixed by soldering to lands formed over the main surface of said setup board.
  30. 30. An electronic device according to claim 29, wherein said hybrid integrated circuit device comprises a high-frequency power amplifier module, and constitutes a wireless communication unit.
  31. 31. An electronic device comprising a hybrid integrated circuit device and a setup board which has lands over the main surface thereof for fixing said hybrid integrated circuit device, said hybrid integrated circuit device having its electrode terminals connected electrically by soldering to the lands of said setup board,
    wherein said hybrid integrated circuit device is the hybrid integrated circuit device set forth in claim 10, with said power voltage supply terminals being fixed by soldering to lands formed over the main surface of said setup board.
  32. 32. An electronic device according to claim 31, wherein said hybrid integrated circuit device comprises a high-frequency power amplifier module, and constitutes a wireless communication unit.
  33. 33. An electronic device comprising a hybrid integrated circuit device and a setup board which has lands over the main surface thereof for fixing said hybrid integrated circuit device, said hybrid integrated circuit device having its electrode terminals connected electrically by soldering to the lands of said setup board,
    wherein said hybrid integrated circuit device comprises: a module substrate which is a rectangular ceramic wiring substrate; a plurality of electronic component parts laid out over the main surface of said module substrate; a plurality of electrode terminals laid out over the rear surface of said module substrate; and a rectangular metallic cap which is fixed to said module substrate to cover the main surface of said module substrate, with means of fixing said cap to said module substrate being fixed by soldering to lands formed over the main surface of said setup board.
  34. 34. An electronic device according to claim 33, wherein said module substrate has its four corners cut away to recess inwardly, with said fixing means being disposed in said recessed portions, and said cap has a rectangular profile.
  35. 35. An electronic device according to claim 33, wherein said electrode terminals include a plurality of electrode terminals which are aligned along the edges of said module substrate and power voltage supply terminals which are located inner than these electrode terminals, said power voltage supply terminals being fixed by soldering to lands formed over the main surface of said setup board.
  36. 36. An electronic device according to claim 35, wherein said electrode terminals aligned along the edges of said module substrate are coated, at least in their portions close to the substrate edge, with a protection film having a thickness of several tens micrometers or less.
  37. 37. An electronic device according to claim 33, wherein said hybrid integrated circuit device comprises a high-frequency power amplifier module, and constitutes a wireless communication unit.
  38. 38. An electronic device according to claim 33, wherein said module substrate has two pairs of confronting side sections and cut-away portions formed between adjacent side sections, said fixing means being disposed in said cut-away portions and fixed to lands which are laid out in rectangles created over the extended lines of said side sections.
US10470549 2001-02-06 2002-01-25 Hybrid integrated circuit device and method for fabricating the same and electronic device Abandoned US20040080044A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001029982 2001-02-06
JP2001-29982 2001-02-06
PCT/JP2002/000534 WO2002063688A1 (en) 2001-02-06 2002-01-25 Hybrid integrated circuit device and method for fabricating the same and electronic device

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US11302144 US7323770B2 (en) 2001-02-06 2005-12-14 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US11819334 US7518228B2 (en) 2001-02-06 2007-06-27 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US12401237 US7755182B2 (en) 2001-02-06 2009-03-10 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US12769207 US7902656B2 (en) 2001-02-06 2010-04-28 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US13020767 US8084852B2 (en) 2001-02-06 2011-02-03 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US13306347 US8222734B2 (en) 2001-02-06 2011-11-29 Hybrid integrated circuit device and electronic device
US13523464 US8581395B2 (en) 2001-02-06 2012-06-14 Hybrid integrated circuit device and electronic device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11302144 Continuation US7323770B2 (en) 2001-02-06 2005-12-14 Hybrid integrated circuit device, and method for fabricating the same, and electronic device

Publications (1)

Publication Number Publication Date
US20040080044A1 true true US20040080044A1 (en) 2004-04-29

Family

ID=18894259

Family Applications (8)

Application Number Title Priority Date Filing Date
US10470549 Abandoned US20040080044A1 (en) 2001-02-06 2002-01-25 Hybrid integrated circuit device and method for fabricating the same and electronic device
US11302144 Active US7323770B2 (en) 2001-02-06 2005-12-14 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US11819334 Active US7518228B2 (en) 2001-02-06 2007-06-27 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US12401237 Active US7755182B2 (en) 2001-02-06 2009-03-10 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US12769207 Active US7902656B2 (en) 2001-02-06 2010-04-28 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US13020767 Active US8084852B2 (en) 2001-02-06 2011-02-03 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US13306347 Active US8222734B2 (en) 2001-02-06 2011-11-29 Hybrid integrated circuit device and electronic device
US13523464 Active US8581395B2 (en) 2001-02-06 2012-06-14 Hybrid integrated circuit device and electronic device

Family Applications After (7)

Application Number Title Priority Date Filing Date
US11302144 Active US7323770B2 (en) 2001-02-06 2005-12-14 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US11819334 Active US7518228B2 (en) 2001-02-06 2007-06-27 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US12401237 Active US7755182B2 (en) 2001-02-06 2009-03-10 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US12769207 Active US7902656B2 (en) 2001-02-06 2010-04-28 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US13020767 Active US8084852B2 (en) 2001-02-06 2011-02-03 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US13306347 Active US8222734B2 (en) 2001-02-06 2011-11-29 Hybrid integrated circuit device and electronic device
US13523464 Active US8581395B2 (en) 2001-02-06 2012-06-14 Hybrid integrated circuit device and electronic device

Country Status (5)

Country Link
US (8) US20040080044A1 (en)
JP (2) JP4593075B2 (en)
KR (3) KR20080087182A (en)
CN (2) CN100536122C (en)
WO (1) WO2002063688A1 (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040123167A1 (en) * 2002-12-23 2004-06-24 Power -One Limited System and method for interleaving point-of-load regulators
US20050012192A1 (en) * 2003-06-30 2005-01-20 Nec Compound Semiconductor Devices, Ltd. Hybrid integrated circuit
US20050180065A1 (en) * 2004-02-12 2005-08-18 Alain Chapuis System and method for managing fault in a power system
US20050200344A1 (en) * 2002-11-12 2005-09-15 Alain Chapuis System and method for controlling a point-of-load regulator
US20050289373A1 (en) * 2002-11-13 2005-12-29 Power-One, Inc. Method and system for controlling and monitoring an array of point-of-load regulators
US20060015616A1 (en) * 2002-11-12 2006-01-19 Power-One Limited Digital power manager for controlling and monitoring an array of point-of-load regulators
US20060069935A1 (en) * 2003-03-14 2006-03-30 Thaker Mahesh N Voltage set point control scheme
US20060097405A1 (en) * 2004-11-05 2006-05-11 Altus Technology Inc. IC chip package and method for packaging same
US20060255783A1 (en) * 2005-05-10 2006-11-16 Power-One Limited Bi-directional MOS current sense circuit
US20070069706A1 (en) * 2005-03-18 2007-03-29 Alain Chapuis Digital double-loop output voltage regulation
US20070124612A1 (en) * 2002-12-21 2007-05-31 Power-One, Inc. Method and system for controlling a mixed array of point-of-load regulators through a bus translator
US20070182391A1 (en) * 2005-03-18 2007-08-09 Power-One, Inc. Digital double-loop output voltage regulation
EP1676316A4 (en) * 2003-10-22 2007-09-19 Power One Inc Dc-dc converter implemented in a land grid array package
US20070226526A1 (en) * 2002-12-21 2007-09-27 Alain Chapuis Method and system for controlling and monitoring an array of point-of-load regulators
US20070234095A1 (en) * 2002-12-21 2007-10-04 Alain Chapuis Method and system for controlling an array of point-of-load regulators and auxiliary devices
US20070240000A1 (en) * 2002-12-21 2007-10-11 Alain Chapuis Method and system for controlling and monitoring an array of point-of-load regulators
US20070279876A1 (en) * 2005-11-24 2007-12-06 Kurt Weiblen Device for passivating at least one component by a housing and method for manufacturing a device
US20080010474A1 (en) * 2002-12-21 2008-01-10 Power-One, Inc. Method And System For Optimizing Filter Compensation Coefficients For A Digital Power Control System
US20080042632A1 (en) * 2003-02-10 2008-02-21 Alain Chapuis Self tracking adc for digital power supply control systems
US20080052551A1 (en) * 2002-12-21 2008-02-28 Alain Chapuis System For Controlling An Array Of Point-Of-Load Regulators And Auxiliary Devices
US20080073671A1 (en) * 2003-11-27 2008-03-27 Renesas Technology Corp. Semiconductor device
US20080217756A1 (en) * 2007-03-06 2008-09-11 Infineon Technologies Ag Power semiconductor arrangement and method for producing it
US20090108833A1 (en) * 2007-10-30 2009-04-30 Silvio Ziegler Isolated current to voltage, voltage to voltage converter
US20090253310A1 (en) * 2005-12-29 2009-10-08 Guy Metral Telecommunications assembly including at least one telecommunications module, a test bus and a kit of parts
US20100237492A1 (en) * 2007-10-12 2010-09-23 Hideki Sasaki Semiconductor device and method for designing the same
CN102543961A (en) * 2010-12-09 2012-07-04 矽品精密工业股份有限公司 Package for preventing electrostatic damage and electromagnetic wave interference and preparation method for package
US20120248553A1 (en) * 2009-11-19 2012-10-04 Dai Nippon Printing Co., Ltd. Sensor device and manufacturing method thereof
CN102881665A (en) * 2011-07-14 2013-01-16 英飞凌科技股份有限公司 System and method for wafer level packaging
US20140111924A1 (en) * 2006-03-31 2014-04-24 Huankiat Seh Sol-gel and mask patterning for thin-film capacitor fabrication, thin-film capacitors fabricated thereby, and systems containing same
US20160242331A1 (en) * 2015-02-17 2016-08-18 Samsung Electronics Co., Ltd. Electromagnetic shield structure for electronic device
US9595455B1 (en) * 2016-06-09 2017-03-14 Nxp B.V. Integrated circuit module with filled contact gaps

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100536122C (en) * 2001-02-06 2009-09-02 株式会社日立制作所 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
CN100454523C (en) 2004-11-06 2009-01-21 鸿富锦精密工业(深圳)有限公司;扬信科技股份有限公司 Integrated circuit chip packaging and manufacturing method thereof
JP4692152B2 (en) * 2005-08-23 2011-06-01 株式会社村田製作所 Circuit module and manufacturing method thereof
JP4731336B2 (en) * 2006-01-31 2011-07-20 富士通セミコンダクター株式会社 Semiconductor device
KR100798896B1 (en) * 2007-06-07 2008-01-29 주식회사 실리콘웍스 Pad layout structure of semiconductor chip
JP4977902B2 (en) * 2007-10-10 2012-07-18 Dxアンテナ株式会社 Structure and the antenna device of the antenna control circuit board
US7928635B2 (en) * 2008-01-07 2011-04-19 Epson Toyocom Corporation Package for electronic component and piezoelectric resonator
CN101800215B (en) 2009-02-11 2012-07-04 日月光半导体制造股份有限公司 Wireless communication module package structure
CN101840910A (en) * 2009-03-16 2010-09-22 株式会社瑞萨科技 Semiconductor device and manufacturing method thereof
WO2011089747A1 (en) * 2010-01-25 2011-07-28 株式会社村田製作所 Electronic module and communication equipment
JP5204271B2 (en) * 2011-06-16 2013-06-05 株式会社東芝 The endoscope apparatus and a substrate
US8766453B2 (en) * 2012-10-25 2014-07-01 Freescale Semiconductor, Inc. Packaged integrated circuit having large solder pads and method for forming
US8847409B1 (en) 2013-06-03 2014-09-30 Teledyne Scientific & Imaging, Llc Compliant micro-socket hybridization method
KR20150002264A (en) * 2013-06-28 2015-01-07 삼성전기주식회사 Semiconductor package
US9041205B2 (en) * 2013-06-28 2015-05-26 Intel Corporation Reliable microstrip routing for electronics components
JP6070588B2 (en) * 2014-01-24 2017-02-01 株式会社村田製作所 Multilayer wiring board
CN103956343B (en) * 2014-05-09 2016-10-19 应达利电子股份有限公司 A chip package structure and manufacturing process
US9883582B2 (en) * 2015-11-20 2018-01-30 Hamilton Sundstrand Corporation Circuit boards and circuit board assemblies

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519176A (en) * 1993-04-05 1996-05-21 Sony Corporation Substrate and ceramic package
US5796165A (en) * 1996-03-19 1998-08-18 Matsushita Electronics Corporation High-frequency integrated circuit device having a multilayer structure
US5832598A (en) * 1995-03-02 1998-11-10 Circuit Components Incorporated Method of making microwave circuit package
US6225702B1 (en) * 1997-08-29 2001-05-01 Mitsubishi Denki Kabushiki Kaisha Ball grid array to prevent shorting between a power supply and ground terminal
US6778406B2 (en) * 1993-11-16 2004-08-17 Formfactor, Inc. Resilient contact structures for interconnecting electronic devices

Family Cites Families (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6158507B2 (en) 1977-11-14 1986-12-11 Kyodo Yushi Kk
US4878846A (en) * 1988-04-06 1989-11-07 Schroeder Jon M Electronic circuit chip connection assembly and method
JPH01313969A (en) * 1988-06-13 1989-12-19 Hitachi Ltd Semiconductor device
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
USRE34291E (en) * 1989-09-27 1993-06-22 Gec-Marconi Electronic Systems Corp. Hybrid module electronics package
US5239448A (en) * 1991-10-28 1993-08-24 International Business Machines Corporation Formulation of multichip modules
US5280193A (en) * 1992-05-04 1994-01-18 Lin Paul T Repairable semiconductor multi-package module having individualized package bodies on a PC board substrate
US5285352A (en) * 1992-07-15 1994-02-08 Motorola, Inc. Pad array semiconductor device with thermal conductor and process for making the same
CA2109441C (en) 1992-10-29 1997-05-13 Yuhei Kosugi Composite microwave circuit module assembly and its connection structure
US5283717A (en) * 1992-12-04 1994-02-01 Sgs-Thomson Microelectronics, Inc. Circuit assembly having interposer lead frame
JPH06244231A (en) * 1993-02-01 1994-09-02 Motorola Inc Airtight semiconductor device and its production
US5467252A (en) * 1993-10-18 1995-11-14 Motorola, Inc. Method for plating using nested plating buses and semiconductor device having the same
US5639989A (en) * 1994-04-19 1997-06-17 Motorola Inc. Shielded electronic component assembly and method for making the same
JP2565300B2 (en) * 1994-05-31 1996-12-18 日本電気株式会社 Semiconductor device
JP3541491B2 (en) * 1994-06-22 2004-07-14 セイコーエプソン株式会社 Electronic components
JP3419915B2 (en) * 1994-11-17 2003-06-23 株式会社東芝 Leadless type semiconductor module
JPH08167630A (en) * 1994-12-15 1996-06-25 Hitachi Ltd Chip connection structure
WO1996022008A1 (en) * 1995-01-10 1996-07-18 Hitachi, Ltd. Low-emi electronic apparatus, low-emi circuit board, and method of manufacturing the low-emi circuit board
JP2944449B2 (en) * 1995-02-24 1999-09-06 日本電気株式会社 Semiconductor package and a method of manufacturing the same
JPH09226A (en) 1995-06-16 1997-01-07 Toshio Tai Production of leaf solution of cryptomeria japonica
JPH0918145A (en) 1995-06-29 1997-01-17 Matsushita Electric Ind Co Ltd Multilayer ceramic board
JP2716005B2 (en) * 1995-07-04 1998-02-18 日本電気株式会社 Wire bonding type semiconductor device
JP3394364B2 (en) 1995-07-04 2003-04-07 松下電器産業株式会社 Non-aqueous electrolyte material for the cobalt hydroxide of the battery active material LiCoO2 and tricobalt tetraoxide and their preparation
US5949654A (en) * 1996-07-03 1999-09-07 Kabushiki Kaisha Toshiba Multi-chip module, an electronic device, and production method thereof
JP2951243B2 (en) * 1995-08-31 1999-09-20 三洋電機株式会社 Integrated circuit package
US5912465A (en) * 1995-09-05 1999-06-15 Canon Kabushiki Kaisha Photoelectric converter
JP3578366B2 (en) * 1995-10-17 2004-10-20 株式会社ルネサステクノロジ Hybrid integrated circuit device
JPH09153286A (en) * 1995-11-29 1997-06-10 Nec Ic Microcomput Syst Ltd Semiconductor memory device
US5767447A (en) * 1995-12-05 1998-06-16 Lucent Technologies Inc. Electronic device package enclosed by pliant medium laterally confined by a plastic rim member
US5721454A (en) * 1995-12-20 1998-02-24 Intel Corporation Integrated circuit package with a plurality of vias that are electrically connected to an internal ground plane and thermally connected to an external heat slug
US5773895A (en) * 1996-04-03 1998-06-30 Intel Corporation Anchor provisions to prevent mold delamination in an overmolded plastic array package
US5835505A (en) * 1996-04-19 1998-11-10 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit and system incorporating the same
US5672911A (en) * 1996-05-30 1997-09-30 Lsi Logic Corporation Apparatus to decouple core circuits power supply from input-output circuits power supply in a semiconductor device package
US5983492A (en) * 1996-11-27 1999-11-16 Tessera, Inc. Low profile socket for microelectronic components and method for making the same
CN1139125C (en) 1996-12-04 2004-02-18 三星电子株式会社 High-power microwave hybrid integrated circuit
US6492719B2 (en) * 1999-07-30 2002-12-10 Hitachi, Ltd. Semiconductor device
JP2975979B2 (en) * 1996-12-30 1999-11-10 アナムインダストリアル株式会社 Ball Grid Array semiconductor package flexible circuit board
JP3173410B2 (en) * 1997-03-14 2001-06-04 松下電器産業株式会社 Package substrate and a manufacturing method thereof
JP2976917B2 (en) * 1997-03-31 1999-11-10 日本電気株式会社 Semiconductor device
JP3331902B2 (en) * 1997-05-08 2002-10-07 株式会社村田製作所 Electronic components
US5847936A (en) * 1997-06-20 1998-12-08 Sun Microsystems, Inc. Optimized routing scheme for an integrated circuit/printed circuit board
JP3301355B2 (en) * 1997-07-30 2002-07-15 日立電線株式会社 Semiconductor device, tab tape and a manufacturing method thereof for a semiconductor device, and manufacturing method of a semiconductor device
JP3549714B2 (en) * 1997-09-11 2004-08-04 沖電気工業株式会社 Semiconductor device
US6512680B2 (en) * 1997-09-19 2003-01-28 Canon Kabushiki Kaisha Semiconductor package
US6435883B1 (en) * 1997-09-24 2002-08-20 Raytheon Company High density multichip interconnect decal grid array with epoxy interconnects and transfer tape underfill
US6057175A (en) * 1997-12-04 2000-05-02 Medtronic, Inc. Method of making encapsulated package
US6052287A (en) * 1997-12-09 2000-04-18 Sandia Corporation Silicon ball grid array chip carrier
JPH11224915A (en) * 1998-02-06 1999-08-17 Ricoh Co Ltd Substrate for semiconductor connection
JPH11233684A (en) * 1998-02-17 1999-08-27 Seiko Epson Corp Semiconductor device, substrate therefor, manufacture thereof and electronic device
DE19808986A1 (en) * 1998-03-03 1999-09-09 Siemens Ag A semiconductor device comprising a plurality of semiconductor chips
US6310303B1 (en) * 1998-03-10 2001-10-30 John J. Luvara Structure for printed circuit design
DE69935182T2 (en) * 1998-07-06 2008-01-03 Hitachi, Ltd. A semiconductor device
KR100562349B1 (en) * 1998-07-06 2006-03-17 가부시키가이샤 히타치세이사쿠쇼 Semiconductor device
GB9818474D0 (en) * 1998-08-26 1998-10-21 Hughes John E Multi-layer interconnect package for optical devices & standard semiconductor chips
US6424034B1 (en) * 1998-08-31 2002-07-23 Micron Technology, Inc. High performance packaging for microprocessors and DRAM chips which minimizes timing skews
WO2000021133A1 (en) * 1998-10-02 2000-04-13 Raytheon Company Embedded capacitor multi-chip modules
JP3554212B2 (en) * 1998-12-21 2004-08-18 沖電気工業株式会社 Semiconductor device
US6229227B1 (en) * 1998-12-28 2001-05-08 Kawasaki Steel Corporation Programmable-value on-chip passive components for integrated circuit (IC) chips, and systems utilizing same
US6472749B1 (en) * 1999-02-15 2002-10-29 Hitachi, Ltd. Semiconductor device having a shortened wiring length to reduce the size of a chip
JP2000307452A (en) * 1999-02-16 2000-11-02 Murata Mfg Co Ltd High-frequency composite component and portable radio equipment using same
US6867493B2 (en) * 2000-11-15 2005-03-15 Skyworks Solutions, Inc. Structure and method for fabrication of a leadless multi-die carrier
US6582979B2 (en) * 2000-11-15 2003-06-24 Skyworks Solutions, Inc. Structure and method for fabrication of a leadless chip carrier with embedded antenna
JP3792445B2 (en) * 1999-03-30 2006-07-05 日本特殊陶業株式会社 Capacitor included wiring board
JP2000323645A (en) * 1999-05-11 2000-11-24 Shinko Electric Ind Co Ltd Semiconductor device and manufacture thereof
US6335566B1 (en) * 1999-06-17 2002-01-01 Hitachi, Ltd. Semiconductor device and an electronic device
US20030156400A1 (en) * 1999-07-15 2003-08-21 Dibene Joseph Ted Method and apparatus for providing power to a microprocessor with intergrated thermal and EMI management
US6362964B1 (en) * 1999-11-17 2002-03-26 International Rectifier Corp. Flexible power assembly
US6784558B2 (en) * 1999-12-30 2004-08-31 Intel Corporation Semiconductor device inlcluding optimized driver layout for integrated circuit with staggered bond pads
US6278264B1 (en) * 2000-02-04 2001-08-21 Volterra Semiconductor Corporation Flip-chip switching regulator
WO2001061754A1 (en) * 2000-02-15 2001-08-23 Hitachi, Ltd. Semiconductor device fabrication method and semiconductor device fabrication device
JP4071914B2 (en) * 2000-02-25 2008-04-02 沖電気工業株式会社 Semiconductor device and a semiconductor device using the same
US6538898B1 (en) * 2000-05-01 2003-03-25 Micron Technology, Inc. Method and apparatus of die attachment for BOC and F/C surface mount
US6433411B1 (en) * 2000-05-22 2002-08-13 Agere Systems Guardian Corp. Packaging micromechanical devices
JP2001358293A (en) * 2000-06-12 2001-12-26 Toshiba Corp Semiconductor device
US20020105009A1 (en) * 2000-07-13 2002-08-08 Eden Richard C. Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor
CN1196392C (en) * 2000-07-31 2005-04-06 日本特殊陶业株式会社 Wiring base plate and its manufacture method
CN1187806C (en) * 2000-10-02 2005-02-02 三洋电机株式会社 Method for producing electric circuit device
JP3502033B2 (en) * 2000-10-20 2004-03-02 沖電気工業株式会社 Test circuit
US6777819B2 (en) * 2000-12-20 2004-08-17 Siliconware Precision Industries Co., Ltd. Semiconductor package with flash-proof device
KR100391093B1 (en) * 2001-01-04 2003-07-12 삼성전자주식회사 Ball Grid Array package mounting heat sink
CN100536122C (en) * 2001-02-06 2009-09-02 株式会社日立制作所 Hybrid integrated circuit device, and method for fabricating the same, and electronic device
US6465280B1 (en) * 2001-03-07 2002-10-15 Analog Devices, Inc. In-situ cap and method of fabricating same for an integrated circuit device
US6600220B2 (en) * 2001-05-14 2003-07-29 Hewlett-Packard Company Power distribution in multi-chip modules
JP4092890B2 (en) * 2001-05-31 2008-05-28 株式会社日立製作所 Multi-chip module
US6869831B2 (en) * 2001-09-14 2005-03-22 Texas Instruments Incorporated Adhesion by plasma conditioning of semiconductor chip surfaces
US6796165B2 (en) * 2002-11-18 2004-09-28 Southwest Research Institute Apparatus and method for real-time measurement of mass, size and number of solid particles of particulate matter in engine exhaust

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519176A (en) * 1993-04-05 1996-05-21 Sony Corporation Substrate and ceramic package
US6778406B2 (en) * 1993-11-16 2004-08-17 Formfactor, Inc. Resilient contact structures for interconnecting electronic devices
US5832598A (en) * 1995-03-02 1998-11-10 Circuit Components Incorporated Method of making microwave circuit package
US5796165A (en) * 1996-03-19 1998-08-18 Matsushita Electronics Corporation High-frequency integrated circuit device having a multilayer structure
US6225702B1 (en) * 1997-08-29 2001-05-01 Mitsubishi Denki Kabushiki Kaisha Ball grid array to prevent shorting between a power supply and ground terminal

Cited By (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060015616A1 (en) * 2002-11-12 2006-01-19 Power-One Limited Digital power manager for controlling and monitoring an array of point-of-load regulators
US20050200344A1 (en) * 2002-11-12 2005-09-15 Alain Chapuis System and method for controlling a point-of-load regulator
US20080072080A1 (en) * 2002-11-13 2008-03-20 Alain Chapuis Method And System For Controlling And Monitoring An Array Of Point-Of-Load Regulators
US7782029B2 (en) 2002-11-13 2010-08-24 Power-One, Inc. Method and system for controlling and monitoring an array of point-of-load regulators
US20050289373A1 (en) * 2002-11-13 2005-12-29 Power-One, Inc. Method and system for controlling and monitoring an array of point-of-load regulators
US20080010474A1 (en) * 2002-12-21 2008-01-10 Power-One, Inc. Method And System For Optimizing Filter Compensation Coefficients For A Digital Power Control System
US7836322B2 (en) 2002-12-21 2010-11-16 Power-One, Inc. System for controlling an array of point-of-load regulators and auxiliary devices
US7743266B2 (en) 2002-12-21 2010-06-22 Power-One, Inc. Method and system for optimizing filter compensation coefficients for a digital power control system
US7737961B2 (en) 2002-12-21 2010-06-15 Power-One, Inc. Method and system for controlling and monitoring an array of point-of-load regulators
US8086874B2 (en) 2002-12-21 2011-12-27 Power-One, Inc. Method and system for controlling an array of point-of-load regulators and auxiliary devices
US20070124612A1 (en) * 2002-12-21 2007-05-31 Power-One, Inc. Method and system for controlling a mixed array of point-of-load regulators through a bus translator
US7882372B2 (en) 2002-12-21 2011-02-01 Power-One, Inc. Method and system for controlling and monitoring an array of point-of-load regulators
US20080052551A1 (en) * 2002-12-21 2008-02-28 Alain Chapuis System For Controlling An Array Of Point-Of-Load Regulators And Auxiliary Devices
US20070226526A1 (en) * 2002-12-21 2007-09-27 Alain Chapuis Method and system for controlling and monitoring an array of point-of-load regulators
US20070234095A1 (en) * 2002-12-21 2007-10-04 Alain Chapuis Method and system for controlling an array of point-of-load regulators and auxiliary devices
US20070240000A1 (en) * 2002-12-21 2007-10-11 Alain Chapuis Method and system for controlling and monitoring an array of point-of-load regulators
US7673157B2 (en) 2002-12-21 2010-03-02 Power-One, Inc. Method and system for controlling a mixed array of point-of-load regulators through a bus translator
US20040123167A1 (en) * 2002-12-23 2004-06-24 Power -One Limited System and method for interleaving point-of-load regulators
US20080048625A1 (en) * 2002-12-23 2008-02-28 Alain Chapuis System and method for interleaving point-of-load regulators
US20080042632A1 (en) * 2003-02-10 2008-02-21 Alain Chapuis Self tracking adc for digital power supply control systems
US7710092B2 (en) 2003-02-10 2010-05-04 Power-One, Inc. Self tracking ADC for digital power supply control systems
US20060069935A1 (en) * 2003-03-14 2006-03-30 Thaker Mahesh N Voltage set point control scheme
US20050012192A1 (en) * 2003-06-30 2005-01-20 Nec Compound Semiconductor Devices, Ltd. Hybrid integrated circuit
EP1676316A4 (en) * 2003-10-22 2007-09-19 Power One Inc Dc-dc converter implemented in a land grid array package
US20110031533A1 (en) * 2003-11-27 2011-02-10 Renesas Electronics Corporation Semiconductor device
US20080073671A1 (en) * 2003-11-27 2008-03-27 Renesas Technology Corp. Semiconductor device
US8169008B2 (en) 2003-11-27 2012-05-01 Murata Manufacturing Co., Ltd. Semiconductor device
US7838914B2 (en) * 2003-11-27 2010-11-23 Renesas Electronics Corporation Semiconductor device
US20050180065A1 (en) * 2004-02-12 2005-08-18 Alain Chapuis System and method for managing fault in a power system
US20080052016A1 (en) * 2004-02-12 2008-02-28 Alain Chapuis System And Method For Managing Fault In A Power System
US20080049363A1 (en) * 2004-02-12 2008-02-28 Alain Chapuis System And Method For Managing Fault In A Power System
US20080074373A1 (en) * 2004-07-16 2008-03-27 Alain Chapuis Digital Power Manager For Controlling And Monitoring An Array Of Point-Of-Load Regulators
US7646382B2 (en) 2004-07-16 2010-01-12 Power-One, Inc. Digital power manager for controlling and monitoring an array of point-of-load regulators
US20060097405A1 (en) * 2004-11-05 2006-05-11 Altus Technology Inc. IC chip package and method for packaging same
US7417327B2 (en) * 2004-11-05 2008-08-26 Altus Technology Inc. IC chip package with cover
US20070182391A1 (en) * 2005-03-18 2007-08-09 Power-One, Inc. Digital double-loop output voltage regulation
US20070069706A1 (en) * 2005-03-18 2007-03-29 Alain Chapuis Digital double-loop output voltage regulation
US20060255783A1 (en) * 2005-05-10 2006-11-16 Power-One Limited Bi-directional MOS current sense circuit
US20070279876A1 (en) * 2005-11-24 2007-12-06 Kurt Weiblen Device for passivating at least one component by a housing and method for manufacturing a device
US20090253310A1 (en) * 2005-12-29 2009-10-08 Guy Metral Telecommunications assembly including at least one telecommunications module, a test bus and a kit of parts
US20140111924A1 (en) * 2006-03-31 2014-04-24 Huankiat Seh Sol-gel and mask patterning for thin-film capacitor fabrication, thin-film capacitors fabricated thereby, and systems containing same
US20080217756A1 (en) * 2007-03-06 2008-09-11 Infineon Technologies Ag Power semiconductor arrangement and method for producing it
US8450843B2 (en) * 2007-10-12 2013-05-28 Nec Corporation Semiconductor device and method for designing the same
US20100237492A1 (en) * 2007-10-12 2010-09-23 Hideki Sasaki Semiconductor device and method for designing the same
US7834613B2 (en) 2007-10-30 2010-11-16 Power-One, Inc. Isolated current to voltage, voltage to voltage converter
US20090108833A1 (en) * 2007-10-30 2009-04-30 Silvio Ziegler Isolated current to voltage, voltage to voltage converter
US9476898B2 (en) * 2009-11-19 2016-10-25 Dai Nippon Printing Co., Ltd. Sensor device and manufacturing method thereof
US20120248553A1 (en) * 2009-11-19 2012-10-04 Dai Nippon Printing Co., Ltd. Sensor device and manufacturing method thereof
CN102543961A (en) * 2010-12-09 2012-07-04 矽品精密工业股份有限公司 Package for preventing electrostatic damage and electromagnetic wave interference and preparation method for package
CN102881665A (en) * 2011-07-14 2013-01-16 英飞凌科技股份有限公司 System and method for wafer level packaging
US8497558B2 (en) 2011-07-14 2013-07-30 Infineon Technologies Ag System and method for wafer level packaging
EP2546876A1 (en) * 2011-07-14 2013-01-16 Infineon Technologies AG System and method for wafer level packaging
US20160242331A1 (en) * 2015-02-17 2016-08-18 Samsung Electronics Co., Ltd. Electromagnetic shield structure for electronic device
US9595455B1 (en) * 2016-06-09 2017-03-14 Nxp B.V. Integrated circuit module with filled contact gaps

Also Published As

Publication number Publication date Type
CN1491440A (en) 2004-04-21 application
KR20080087182A (en) 2008-09-30 application
US7902656B2 (en) 2011-03-08 grant
US20110121365A1 (en) 2011-05-26 application
US7323770B2 (en) 2008-01-29 grant
US20100207275A1 (en) 2010-08-19 application
KR20040026134A (en) 2004-03-27 application
US7518228B2 (en) 2009-04-14 grant
JP4593075B2 (en) 2010-12-08 grant
US7755182B2 (en) 2010-07-13 grant
JPWO2002063688A1 (en) 2004-06-10 application
CN101110404A (en) 2008-01-23 application
US20090174060A1 (en) 2009-07-09 application
US8222734B2 (en) 2012-07-17 grant
US20060091526A1 (en) 2006-05-04 application
US20120106110A1 (en) 2012-05-03 application
KR20080087183A (en) 2008-09-30 application
CN100536122C (en) 2009-09-02 grant
US20120248630A1 (en) 2012-10-04 application
WO2002063688A1 (en) 2002-08-15 application
US20070252264A1 (en) 2007-11-01 application
US8084852B2 (en) 2011-12-27 grant
US8581395B2 (en) 2013-11-12 grant
KR100947943B1 (en) 2010-03-15 grant
JP2008160161A (en) 2008-07-10 application

Similar Documents

Publication Publication Date Title
US3239719A (en) Packaging and circuit connection means for microelectronic circuitry
US6756252B2 (en) Multilayer laser trim interconnect method
US5446309A (en) Semiconductor device including a first chip having an active element and a second chip having a passive element
US7176506B2 (en) High frequency chip packages with connecting elements
US7190062B1 (en) Embedded leadframe semiconductor package
US5450046A (en) Composite microwave circuit module assembly and its connection structure
US5382829A (en) Packaged microwave semiconductor device
US5677575A (en) Semiconductor package having semiconductor chip mounted on board in face-down relation
US6621140B1 (en) Leadframe inductors
US5717249A (en) RF power amplifying circuit device
US6455925B1 (en) Power transistor package with integrated flange for surface mount heat removal
US6107689A (en) Semiconductor device
US5521431A (en) Semiconductor device with lead frame of molded container
US20100253435A1 (en) Rf power amplifier circuit utilizing bondwires in impedance matching
US4908694A (en) Semiconductor device
US7268426B2 (en) High-frequency chip packages
US6137162A (en) Chip stack package
US7149496B2 (en) High-frequency module and radio communication apparatus
US7132747B2 (en) Multilayer integrated circuit for RF communication and method for assembly thereof
US20050046001A1 (en) High-frequency chip packages
US6698084B2 (en) Method for manufacturing radio frequency module components with surface acoustic wave element
US20030143971A1 (en) Radio transmitting/receiving device
US6949835B2 (en) Semiconductor device
US20060214278A1 (en) Shield and semiconductor die assembly
US6486535B2 (en) Electronic package with surface-mountable device built therein

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORIYAMA, SHINJI;YAMADA, TOMIO;REEL/FRAME:014514/0149

Effective date: 20030526

AS Assignment

Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014569/0186

Effective date: 20030912