US20040043567A1 - Method for improving gate oxide integrity & interface quality in a multi-gate oxidation process - Google Patents

Method for improving gate oxide integrity & interface quality in a multi-gate oxidation process Download PDF

Info

Publication number
US20040043567A1
US20040043567A1 US10232154 US23215402A US2004043567A1 US 20040043567 A1 US20040043567 A1 US 20040043567A1 US 10232154 US10232154 US 10232154 US 23215402 A US23215402 A US 23215402A US 2004043567 A1 US2004043567 A1 US 2004043567A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
gate
dielectric
region
coating
peripheral
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10232154
Other versions
US6709932B1 (en )
Inventor
Anand Krishnan
Vijay Reddy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants

Abstract

One aspect of the invention relates to a method of manufacturing a multi-gate integrated circuit device. According to the method, a protective coating substantially prevents processes used to form a second gate dielectric from affecting a first gate dielectric. In an exemplary process, an oxide gate dielectric is grown for peripheral region transistors, a protective coating of silicon nitride is deposited over the peripheral region gate oxide, the oxide and protective coating are etched from a core region, and then a second oxide dielectric is grown for core region transistors while the silicon nitride coating substantially prevents further oxide growth in the peripheral region. The protective coating can also prevent nitridation of the core region gate dielectric from affecting the peripheral region gate dielectric.

Description

    FIELD OF THE INVENTION
  • [0001]
    The present invention relates generally to the field of integrated circuit processing, and more particularly relates to a method of manufacturing chips having a multiplicity of gate oxide thicknesses and/or compositions.
  • BACKGROUND OF THE INVENTION
  • [0002]
    For some years, there has been a demand in the semiconductor industry for system-on-chip devices. These devices incorporate multiple functions on a single chip. To achieve these functions, multiple transistor element types, each operated by a different power supply voltage, are mounted together. For example, some constructions include a peripheral region having I/O (Input/Output) device transistors that operate at a relatively high voltage, a step-down circuit to reduce the voltage, and a core region having logic device transistors that operate at a lower voltage.
  • [0003]
    Manufacturing reliable high-quality devices with both high and low voltage transistors has proved challenging. High and low voltage transistors are formed with gate dielectrics having differing thicknesses and/or compositions. Processes that form gate dielectrics can have a deliterious effects on previously formed gate dielectrics and their substrate interfaces. For example, growing a second gate dielectric can cause regrowth of a first gate oxide.
  • [0004]
    When oxides are grown in multiple stages, they have lower quality substrate interfaces as compared to oxides grown in a single stage. A low quality interface is characterized at least in one respect by having a large number of weak or dangling bonds. These bonds can cause hot carrier problems in the channel region and a phenomenon referred to as Negative Bias Temperature Instability (NBTI). NBTI primarily affects PMOS transistors and involves interface state generation and positive charge formation in the dielectric when a negative bias voltage is applied to the transistor. Over time, NBTI causes the threshold voltage of PMOS transistors to increase. Previous efforts to mitigate NBTI have included doping the substrate with fluorine, which diffuses to the interface where it reacts to passivate dangling bonds, and treating the substrate to replace hydrogen with deuterium. Deuterium binds more strongly to silicon than hydrogen. These efforts to reduce NBTI have met with limited success. There remains an unsatisfied need for processes of forming multi-gate chips that have high quality gate dielectrics and substrate interfaces, that are relatively unsusceptible to NBTI, and exhibit improved gate oxide integrity and immunity from process induced damage.
  • SUMMARY OF THE INVENTION
  • [0005]
    The following presents a simplified summary in order to provide a basic understanding of some aspects of the invention. This summary is not an extensive overview of the invention. It is intended neither to identify key or critical elements of the invention nor to delineate the scope of the invention. Rather, the primary purpose of this summary is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented later.
  • [0006]
    One aspect of the invention relates to a method of manufacturing a multi-gate integrated circuit device. According to the method, a protective coating is employed that substantially prevents processes used to form a second gate dielectric from affecting a first gate dielectric. In an exemplary process, an oxide gate dielectric is grown for peripheral region transistors, and a protective coating is deposited over the peripheral region gate oxide. In one example, the protective coating is silicon nitride, however, other materials such as silicon carbide may be employed. The oxide and protective coating subsequently are etched from a core region, and then a second oxide gate dielectric is grown for core region transistors while the silicon nitride coating substantially prevents further oxide growth in the peripheral region. The protective coating can also prevent nitridation of the core region gate dielectric from affecting the peripheral region gate dielectric.
  • [0007]
    The nitridation prevention, according to one aspect of the present invention, may be of use in cases where there is only one gate oxide thickness, but for some reason, it is desired to not have any nitrogen incorporation in some transistors. For example, nitridation prevention may be utilized to improve noise performance, and may be useful in cases where high-speed digital circuits are integrated with analog applications. Avoiding nitridation also improves the plasma damage immunity of the thick oxide in a multi-gate process.
  • [0008]
    According to one aspect of the present invention, the formation of multiple, differing gate dielectrics is provided, wherein a formation of a second subsequently formed gate dielectric does not negatively impact an interface quality of a first gate dielectric. The method comprises forming a first gate dielectric over both a first and second region of a semiconductor substrate. A protective coating such as silicon nitride is then formed over the first gate dielectric, and the silicon nitride and the first gate dielectric are then removed in the second region. A second gate dielectric is then formed in the second region, wherein the protective coating prevents re-growth associated with the first gate dielectric to occur during the second gate dielectric formation. Control gates are then formed over the first and second gate dielectrics (either with or without protective coating removal) to form gate structures in the first and second regions, respectively.
  • [0009]
    According to another aspect of the present invention, the first gate dielectric and protective coating thereover are formed in the first region and the second gate dielectric is subsequently formed in the second region. The second gate dielectric is then subjected to a nitridation to thereby increase the dielectric constant thereof and decrease any potential boron diffusion therethrough. The nitration of the second gate dielectric does not impact the first gate dielectric due to the protective coating thereover. The protective coating may subsequently be removed, if desired, followed by the formation of conductive control gates thereover.
  • [0010]
    According to still another aspect of the present invention, a multi-gate semiconductor device is disclosed. The device comprises one or more high voltage transistors having a first gate dielectric in a first region and one or more low voltage transistors having a second gate dielectric in a second region of the substrate. The first gate dielectric is different than the second gate dielectric and includes a layer of silicon nitride. In addition, the second gate dielectric may be nitrided independently of the first gate dielectric.
  • [0011]
    To the accomplishment of the foregoing and related ends, the following description and annexed drawings set forth in detail certain illustrative aspects and implementations of the invention. These are indicative of but a few of the various ways in which the principles of the invention may be employed. Other aspects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0012]
    [0012]FIG. 1 is a flow chart illustrating a process according to one aspect of the present invention.
  • [0013]
    [0013]FIG. 2 is a fragmentary cross section diagram illustrating a semiconductor substrate in which isolation regions formed via STI or LOCOS, for example, have been formed.
  • [0014]
    [0014]FIG. 3 is a fragmentary cross section diagram illustrating the substrate of FIG. 2 after growth of a peripheral region gate oxide.
  • [0015]
    [0015]FIG. 4 is a fragmentary cross section diagram illustrating the substrate of FIG. 3 after deposition of a protective coating.
  • [0016]
    [0016]FIG. 5 is a fragmentary cross section diagram illustrating the substrate of FIG. 4 after masking and etching to remove the protective coating and the peripheral region gate oxide from the core.
  • [0017]
    [0017]FIG. 6 is a fragmentary cross section diagram illustrating the substrate of FIG. 5 after stripping the mask, growing a core region gate oxide, and nitridating the core region gate oxide.
  • [0018]
    [0018]FIG. 7 is a fragmentary cross section diagram illustrating the substrate of FIG. 6 after stripping the protective coating.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0019]
    The present invention will now be described with reference to the attached drawings, wherein like reference numerals are used to refer to like elements throughout. FIG. 1 provides a flow chart of a process 100 for manufacturing a multi-gate integrated circuit device in accordance with one aspect of the present invention. In the present context, a multi-gate integrated circuit device means a device in which a plurality of transistors differing with respect to gate dielectric thickness and/or composition are formed in/on a cohesive semiconductor substrate, such as an individual semiconductor wafer chip.
  • [0020]
    Although the process or method 100 is illustrated and described below as a series of acts or events, it will be appreciated that the present invention is not limited by the illustrated ordering of such acts or events. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein, in accordance with the invention. In addition, not all illustrated acts or events may be required to implement a methodology in accordance with the present invention.
  • [0021]
    Process 100 includes forming isolation regions in a semiconductor substrate, act 101, forming a peripheral region gate dielectric, act 103, and depositing a protective coating over the peripheral region gate dielectric, act 105. The process 100 further includes masking off the peripheral region, act 107, etching away the protective coating and the peripheral region gate dielectric from a core region, act 109, stripping the mask, act 111, and forming a core region gate dielectric, act 113.
  • [0022]
    A semiconductor substrate includes a semiconductor. Examples of semiconductors include, without limitation, Si (including wafers and silicon on insulator structures), GaAs, and InP. In addition to a semiconductor, the semiconductor substrate may include various elements therein and/or layers thereon. These can include metal layers, barrier layers, dielectric layers, device structures, active elements and passive elements including gates, word lines, source regions, drain regions, bit lines, bases emitters, collectors, conductive lines, conductive vias, etc.
  • [0023]
    For purposes of explaining the present invention, the semiconductor substrate is logically divided into a peripheral region, in which a first set of transistors having a first gate dielectric are formed, and a core region, in which a second set of transistors having a second gate dielectric are formed. The core and peripheral regions need not be contiguous. While a peripheral region may be devoted to I/O functions and a core region devoted to logic or other functions, the terms “peripheral” and “core” are used purely for convenience and imply no geometric or functional limitations beyond what would be implied by terms such as “first” and “second”.
  • [0024]
    Act 101 comprises forming isolation regions in the semiconductor substrate. The isolation regions are typically formed in both the core and peripheral regions, although they may be formed in only one of these regions or neither (act 101 is optional). Isolation regions can be of any suitable type, including those formed by local oxidation of silicon (LOCOS) and shallow trench isolation (STI) processes. In addition, source/drain regions (not shown) may be formed in the substrate 200 in either or both regions (periphery or core) prior to the gate dielectric formations. Due to thermal budget issues, however, the source/drain regions are preferably formed later. FIG. 2 illustrates an exemplary semiconductor substrate 200 having a periphery region 201, a core region 203, and STI regions 205.
  • [0025]
    Act 103 forms a peripheral region gate dielectric over the semiconductor surface. The term gate dielectric describes one or more layers of material that collectively provides a suitable barrier between a control gate and a channel region of a transistor. A gate dielectric can include a plurality of sub-layers, such as layers to improve binding, limit dopant diffusion, and increase the capacitive coupling between the gate and the channel.
  • [0026]
    Most commonly, the gate dielectric includes silicon dioxide. For very small devices, however, it is often desirable to employ a material that has a higher dielectric constant than silicon dioxide. For example, silicon oxynitride has a higher dielectric constant than pure silicon dioxide. Materials with substantially higher dielectric constants than silicon dioxide can also be employed and are referred to as high-k dielectrics. High-k dielectrics include silicates, aluminates, titanates, and metal oxides. Examples of silicate high-k dielectrics include silicates of Ta, Al, Ti, Zr, Y, La and Hf, including Zr and Hf doped silicon oxides and silicon oxynitrides. Examples of aluminates include transition metal aluminates, such as compounds of Zr and Hf. Examples of titanate high-k dielectrics include BaTiO3, SrTiO3, and PdZrTiO3. Examples of metal oxide high-k dielectrics include oxides of refractory metals, such as Zr and Hf, and oxides of Lanthanide series metals, such as La, Lu, Eu, Pr, Nd, Gd, and Dy. Additional examples of metal oxide high-k dielectrics include Al2O3, TiO2, Ta2O5, Nb2O5 and Y2O3.
  • [0027]
    A gate dielectric can be grown or deposited. In one exemplary embodiment, the peripheral region gate dielectric is grown. Dielectrics that are grown generally provide a better interface with the substrate than dielectrics that are deposited. Silicon dioxide can be grown, for example, by exposing a silicon substrate to an oxygen-containing atmosphere at a temperature in the range from about 900° C. to about 1000° C. By including a source of nitrogen as well as oxygen, a silicon oxynitride dielectric can be grown. FIG. 3 illustrates the substrate 200 after growing a peripheral region gate dielectric 207 in both the core region 201 and the peripheral region 203. Alternatively, the peripheral region gate dielectric can be formed by spin coating or CVD. In one embodiment, the peripheral region gate dielectric is from about 10 Å to about 1000 Å thick. In another embodiment, the dielectric is from about 20 Å to about 200 Å thick. In a further embodiment, the dielectric is from about 22 Å to about 85 Å thick.
  • [0028]
    Act 105 comprises depositing a protective coating over the peripheral region gate dielectric. Preferably the protective coating has a composition and thickness sufficient to substantially prevent oxide growth at an interface between the peripheral region gate dielectric and the semiconductor beneath the protective coating when the semiconductor substrate is subsequently exposed to oxidizing conditions such as may be employed to form a core region gate dielectric. Preferably, the protective coating comprises silicon nitride, which can be deposited by CVD, however, any appropriate material which meets the above stated conditions may be employed and is contemplated as falling within the scope of the present invention. For example, the protective coating may comprise silicon carbide.
  • [0029]
    A typical CVD process for depositing silicon nitride involves a silicon source gas, for example SiH4, and a nitrogen source gas, for example NH3. and is carried out at a relatively high temperature, for example, a temperature in the range from about 600° C. to about 700° C. In one embodiment, the protective coating is from about 15 Å to about 100 Å thick. In another embodiment, the protective coating is from about 20 Å to about 60 Å thick. In a further embodiment, the protective coating is from about 20 Å to about 30 Å thick. FIG. 4 illustrates the substrate 200 after providing a protective coating 209 over the gate oxide 207.
  • [0030]
    Acts 107, 109, and 111 are part of a lithographic process carried out to pattern the protective coating 209 and the peripheral region gate dielectric 207. Lithography refers to processes for pattern transfer between various media. In lithography for integrated circuit fabrication, the substrate is coated uniformly with a radiation-sensitive film, the resist. The film is selectively exposed with radiation (such as visible light, ultraviolet light, x-rays, or an electron beam) through an intervening master template, the mask or reticle, forming a particular pattern. Exposed areas of the coating become either more or less soluble than the unexposed areas, depending on the type of coating, in a particular solvent developer. The more soluble areas are removed with the developer in a developing step. The less soluble areas remain on the substrate forming a patterned coating. The pattern of the coating corresponds to the image, or negative image, of the reticle.
  • [0031]
    Act 107 comprises forming and patterning a resist to mask off the peripheral region, and Act 109 comprises etching the protective coating and the peripheral region gate dielectric in the core region while the resist mask protects these layers in the peripheral region. FIG. 5 illustrates the substrate 200 after etching the protective coating 209 and the peripheral region gate dielectric 207 from the core region 203 using the resist 211 as an etch mask. Act 111 comprises stripping the resist mask 211, for example, via ashing.
  • [0032]
    Act 113 comprises forming a core region gate dielectric 213 in the core region 203 of the substrate 200. Like the peripheral region gate dielectric 207, the core region gate dielectric 213 can be of any suitable type and can be formed by any suitable process. Preferably, the core region gate dielectric is grown. Generally, oxidizing conditions are employed in forming the core region gate dielectric and, but for the protective coating, oxide growth would also take place in the peripheral region 201. In one embodiment, the core region gate dielectric is from about 10 Å to about 1000 Å thick. In another embodiment, the dielectric is from about 13 Å to about 100 Å thick. In a further embodiment, the dielectric is from about 13 Å to about 40 Å thick.
  • [0033]
    In a preferred embodiment, plasma nitridation is employed to nitridate silicon dioxide grown for the core region gate dielectric 213. Plasma nitridation refers to a process wherein the substrate (e.g., in the core region 203) is treated with nitrogen radicals. The nitrogen radicals react with silicon dioxide to form silicon oxynitride. Plasma nitridation of a silicon dioxide gate dielectric is useful in preventing boron diffusion and increasing the dielectric constant. Plasma nitridation of a core region gate dielectric, however, can be detrimental to a peripheral region gate dielectric. Where the peripheral region gate dielectric includes a silicon dioxide layer thicker than a core region silicon dioxide oxide layer, an appropriate plasma nitrogen treatment for the core region may damage the peripheral region dielectric, cause nitrogen to deposit non-uniformly in the peripheral region, and compromise the peripheral region gate dielectric's integrity and performance. Nitrogen can also enhance NBTI and hot carrier effects in the peripheral region.
  • [0034]
    The protective coating 209 over the peripheral region gate dielectric 207 can protect it from the effects of nitridation. A silicon nitride protective coating, for example, is effective for this purpose. FIG. 6 illustrates the substrate 200 after growing and nitridating a core region gate dielectric 213 in the core region 203. As stated above, nitridation prevention may also be useful in cases where there is only one gate oxide thickness, but it is desired to not have nitrogen incorporation therein. Such exemplary instances include transistors requiring special noise performance, high-speed digital circuits that are integrated with analog circuitry. Furthermore, nitridation prevention also improves plasma damage immunity of the thick oxide in a multi-gate process.
  • [0035]
    Optionally, the protective coating can be removed after the core region gate dielectric is formed. For example, a silicon nitride protective film can be stripped with hot phosphoric acid. FIG. 7 illustrates the substrate 200 after removing the protective coating 209. However, in some cases, particularly where the peripheral region gate dielectric is relatively thick such that the overall thickness associated therewith is not excessively increased by the protective coating, the protective coating need not be removed. For example, a 15 Å silicon nitride protective coating does not necessarily have to be removed from a peripheral region gate oxide layer that is at least about 70 Å thick.
  • [0036]
    The protective coating can become part of the peripheral region gate dielectric. A further aspect of the present invention relates to a multi-gate integrated circuit device in which a first gate dielectric includes a layer of a protective coating material, such as a silicon nitride. Subsequent processing may occur, for example, the formation of control gates (e.g., polysilicon), source/drain regions, silicides, multi-level interconnects, etc., as may be desired.
  • [0037]
    While the particular process examples given above describe forming two gate dielectrics, the invention applies to processes for forming multi-gate devices with three or more gate dielectrics. Optionally, a second protective layer can be provided over the second gate dielectric (the core region gate dielectric in the above examples) prior to forming a third gate dielectric and so on. The present invention is particularly useful when growing three or more gate dielectric as phenomena such as NBTI become more pronounced as the number of stages of oxide growth increases.
  • [0038]
    The present invention is effective in improving interface quality. In some cases, however, further improvements may be obtained be combining the present invention with other methods for improving interface quality. Such other methods include doping the semiconductor with fluorine and processing and/or treating the substrate to provide deuterium in place of hydrogen at the interface.
  • [0039]
    Although the invention has been shown and described with respect to a certain aspect or various aspects, it is obvious that equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (i.e., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary embodiments of the invention. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several aspects of the invention, such feature may be combined with one or more other features of the other aspects as may be desired and advantageous for any given or particular application. Furthermore, to the extent that the term “includes” is used in either the detailed description or the claims, such term is intended to be inclusive in a manner similar to the term “comprising.”

Claims (22)

    What is claimed is:
  1. 1. A method of manufacturing a multi-gate integrated circuit device, comprising:
    forming a first gate dielectric in a first region on a semiconductor substrate;
    providing a protective coating over the first gate dielectric; and
    forming a second gate dielectric in a second region on the semiconductor substrate while the protective coating substantially prevents oxidation of the semiconductor substrate in the first region at an interface between the first gate dielectric and the semiconductor substrate.
  2. 2. The method of claim 1, further comprising stripping the protective coating after forming the second gate dielectric.
  3. 3. The method of claim 1, wherein the protective coating comprises silicon nitride.
  4. 4. The method of claim 1, wherein the first gate dielectric is grown in a thermal process.
  5. 5. The method of claim 1, wherein the second gate dielectric comprises a high-k dielectric.
  6. 6. The method of claim 1, further comprising doping the semiconductor substrate in the first region with fluorine to passivate bonds at the interface.
  7. 7. The method of claim 1, further comprising treating the semiconductor substrate in the first region to replace ordinary hydrogen with deuterium at the interface.
  8. 8. The method of claim 1, wherein forming the second gate dielectric comprises:
    growing an oxide; and
    nitridating the oxide with plasma nitridation while the protective coating substantially prevents nitridation from affecting the first gate dielectric.
  9. 9. The method of claim 1, further comprising forming a third gate dielectric in a third region of the semiconductor substrate while the protective coating substantially prevents oxidation of the semiconductor substrate at the interface.
  10. 10. The method of claim 1, wherein the protective coating is from about 15 Å to about 60 Å thick.
  11. 11. A method of manufacturing a semiconductor device, comprising:
    growing a first gate dielectric on a semiconductor substrate having a core region and a peripheral region;
    depositing a silicon nitride coating over the first gate dielectric;
    selectively etching to remove the silicon nitride coating and the first gate dielectric from the core region, but not the peripheral region; and
    growing a second gate dielectric on the semiconductor substrate in the core region.
  12. 12. The method of claim 11, further comprising plasma nitridation of the second gate dielectric, wherein the silicon nitride coating prevents nitridation of the first gate dielectric in the peripheral region.
  13. 13. The method of claim 11, further comprising growing a third gate dielectric while the silicon nitride coating substantially prevents oxidation of the semiconductor substrate at the interface between the first gate dielectric and the semiconductor substrate.
  14. 14. The method of claim 11, further comprising forming a control gate over the silicon nitride and the second gate dielectric, respectively, wherein the silicon nitride and the first gate dielectric form a transistor dielectric for a transistor in the peripheral region, and the second gate dielectric forms a transistor dielectric for a transistor in the core region.
  15. 15. The method of claim 11, further comprising:
    removing the silicon nitride over the first gate dielectric in the peripheral region; and
    forming a control gate over the first gate dielectric and the second gate dielectric, respectively, wherein the first gate dielectric forms a transistor dielectric for a transistor in the peripheral region, and the second gate dielectric forms a transistor dielectric for a transistor in the core region.
  16. 16. A multi-gate semiconductor device, comprising:
    a semiconductor substrate having a core region and a peripheral region;
    high voltage transistors comprising a first gate dielectric in the peripheral region; and
    low voltage transistors comprising a second gate dielectric which is different than the first dielectric in the core region,
    wherein the first gate dielectric includes a layer of silicon nitride.
  17. 17. The multi-gate semiconductor device of claim 16, wherein the high voltage transistors comprise a grown gate dielectric.
  18. 18. The multi-gate semiconductor device of claim 16, wherein the low voltage transistors comprise a grown and nitridated gate dielectric.
  19. 19. The multi-gate semiconductor device of claim 16, wherein the semiconductor substrate further comprises a third region containing a third set of transistors having a gate dielectric differing in thickness from gate dielectrics of the core and peripheral regions.
  20. 20. The method of claim 16, wherein the silicon nitride layer if from about 15 Å to about 60 Å thick.
  21. 21. The method of claim 20, wherein the gate dielectric of the high voltage transistors is at least about 60 Å thick, excluding the silicon nitride layer.
  22. 22. The method of claim 21, wherein the low voltage transistors have a gate dielectric from about 13 Å to about 60 Å thick.
US10232154 2002-08-30 2002-08-30 Method for improving gate oxide integrity and interface quality in a multi-gate oxidation process Active US6709932B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10232154 US6709932B1 (en) 2002-08-30 2002-08-30 Method for improving gate oxide integrity and interface quality in a multi-gate oxidation process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10232154 US6709932B1 (en) 2002-08-30 2002-08-30 Method for improving gate oxide integrity and interface quality in a multi-gate oxidation process

Publications (2)

Publication Number Publication Date
US20040043567A1 true true US20040043567A1 (en) 2004-03-04
US6709932B1 US6709932B1 (en) 2004-03-23

Family

ID=31976937

Family Applications (1)

Application Number Title Priority Date Filing Date
US10232154 Active US6709932B1 (en) 2002-08-30 2002-08-30 Method for improving gate oxide integrity and interface quality in a multi-gate oxidation process

Country Status (1)

Country Link
US (1) US6709932B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040266113A1 (en) * 2003-01-06 2004-12-30 Texas Instruments Incorporated Post high voltage gate oxide pattern high-vacuum outgas surface treatment
FR2965660A1 (en) * 2010-10-04 2012-04-06 St Microelectronics Crolles 2 Method for fabricating e.g. high speed transistors, in and above semiconductor substrate for integrated circuits, involves nitriding silicon and nitride oxide layers to form another nitride oxide layer and enriched nitride oxide layer
US8329525B2 (en) 2010-10-04 2012-12-11 Stmicroelectronics, Inc. Method for fabricating at least three metal-oxide semiconductor transistors having different threshold voltages

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003282873A (en) * 2002-03-22 2003-10-03 Sony Corp Semiconductor device and its fabricating method
JP3506694B1 (en) * 2002-09-02 2004-03-15 沖電気工業株式会社 Mosfet device and manufacturing method thereof
US7214590B2 (en) * 2005-04-05 2007-05-08 Freescale Semiconductor, Inc. Method of forming an electronic device
KR100678473B1 (en) * 2005-11-28 2007-01-29 삼성전자주식회사 Method of fabricating a semiconductor device having multiple gate insulating layer
US20080254642A1 (en) * 2007-04-16 2008-10-16 United Microelectronics Corp. Method of fabricating gate dielectric layer

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5254489A (en) * 1990-10-18 1993-10-19 Nec Corporation Method of manufacturing semiconductor device by forming first and second oxide films by use of nitridation
US5440168A (en) 1993-02-22 1995-08-08 Ryoden Semiconductor System Engineering Corporation Thin-film transistor with suppressed off-current and Vth
US5633202A (en) 1994-09-30 1997-05-27 Intel Corporation High tensile nitride layer
US6063670A (en) * 1997-04-30 2000-05-16 Texas Instruments Incorporated Gate fabrication processes for split-gate transistors
US6184083B1 (en) * 1997-06-30 2001-02-06 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US5989962A (en) * 1997-09-26 1999-11-23 Texas Instruments Incorporated Semiconductor device having dual gate and method of formation
US6087225A (en) * 1998-02-05 2000-07-11 International Business Machines Corporation Method for dual gate oxide dual workfunction CMOS
US6033958A (en) * 1998-04-13 2000-03-07 United Microelectronics Corp. Method of fabricating dual voltage MOS transistors
US5960289A (en) * 1998-06-22 1999-09-28 Motorola, Inc. Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region
JP3228230B2 (en) * 1998-07-21 2001-11-12 日本電気株式会社 A method of manufacturing a semiconductor device
JP2000269492A (en) 1999-03-16 2000-09-29 Nec Corp Manufacture of semiconductor device
JP2001060630A (en) * 1999-08-23 2001-03-06 Nec Corp Manufacture of semiconductor device
US6171911B1 (en) * 1999-09-13 2001-01-09 Taiwan Semiconductor Manufacturing Company Method for forming dual gate oxides on integrated circuits with advanced logic devices
US6235591B1 (en) * 1999-10-25 2001-05-22 Chartered Semiconductor Manufacturing Company Method to form gate oxides of different thicknesses on a silicon substrate
US6242300B1 (en) * 1999-10-29 2001-06-05 Taiwan Semiconductor Manufacturing Company Mixed mode process for embedded dram devices
US6225167B1 (en) * 2000-03-13 2001-05-01 Taiwan Semiconductor Manufacturing Company Method of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation
US6511887B1 (en) * 2000-06-19 2003-01-28 Taiwan Semiconductor Manufacturing Computer Method for making FET gate oxides with different thicknesses using a thin silicon nitride layer and a single oxidation step
JP2002170887A (en) 2000-11-30 2002-06-14 Nec Corp Circuit manufacturing method
JP2002343879A (en) * 2001-05-15 2002-11-29 Nec Corp Semiconductor device and method of manufacturing the same

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040266113A1 (en) * 2003-01-06 2004-12-30 Texas Instruments Incorporated Post high voltage gate oxide pattern high-vacuum outgas surface treatment
US7018925B2 (en) * 2003-01-06 2006-03-28 Texas Instruments Incorporated Post high voltage gate oxide pattern high-vacuum outgas surface treatment
US20060084229A1 (en) * 2003-01-06 2006-04-20 Kirkpatrick Brian K Post high voltage gate oxide pattern high-vacuum outgas surface treatment
US7402524B2 (en) 2003-01-06 2008-07-22 Texas Instruments Incorporated Post high voltage gate oxide pattern high-vacuum outgas surface treatment
FR2965660A1 (en) * 2010-10-04 2012-04-06 St Microelectronics Crolles 2 Method for fabricating e.g. high speed transistors, in and above semiconductor substrate for integrated circuits, involves nitriding silicon and nitride oxide layers to form another nitride oxide layer and enriched nitride oxide layer
US8329525B2 (en) 2010-10-04 2012-12-11 Stmicroelectronics, Inc. Method for fabricating at least three metal-oxide semiconductor transistors having different threshold voltages
EP2437292A3 (en) * 2010-10-04 2014-05-14 STMicroelectronics, Inc. Method for fabricating at least three MOS transistors having different threshold voltages.

Also Published As

Publication number Publication date Type
US6709932B1 (en) 2004-03-23 grant

Similar Documents

Publication Publication Date Title
US6225167B1 (en) Method of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation
US6287962B1 (en) Method for making a novel graded silicon nitride/silicon oxide (SNO) hard mask for improved deep sub-micrometer semiconductor processing
US6069041A (en) Process for manufacturing non-volatile semiconductor memory device by introducing nitrogen atoms
US5612249A (en) Post-gate LOCOS
US6335235B1 (en) Simplified method of patterning field dielectric regions in a semiconductor device
US6773998B1 (en) Modified film stack and patterning strategy for stress compensation and prevention of pattern distortion in amorphous carbon gate patterning
US5316965A (en) Method of decreasing the field oxide etch rate in isolation technology
US5538916A (en) Method of manufacturing semiconductor device isolation region
US5804499A (en) Prevention of abnormal WSix oxidation by in-situ amorphous silicon deposition
US5930627A (en) Process improvements in self-aligned polysilicon MOSFET technology using silicon oxynitride
US5620920A (en) Process for fabricating a CMOS structure with ESD protection
US6716695B1 (en) Semiconductor with a nitrided silicon gate oxide and method
US6875664B1 (en) Formation of amorphous carbon ARC stack having graded transition between amorphous carbon and ARC material
US5366908A (en) Process for fabricating a MOS device having protection against electrostatic discharge
US6909156B2 (en) Semiconductor device and manufacturing method therefor
US20090155969A1 (en) Protection of sige during etch and clean operations
US20030003682A1 (en) Method for manufacturing an isolation trench filled with a high-density plasma-chemical vapor deposition oxide
US4866003A (en) Plasma vapor deposition of an improved passivation film using electron cyclotron resonance
US20030092238A1 (en) Method of forming insulating film and method of producing semiconductor device
US6274444B1 (en) Method for forming mosfet
US5330920A (en) Method of controlling gate oxide thickness in the fabrication of semiconductor devices
US20050059262A1 (en) Transparent amorphous carbon structure in semiconductor devices
US20020001906A1 (en) Method of manufacturing a gate in a semiconductor device
US6878646B1 (en) Method to control critical dimension of a hard masked pattern
US7084071B1 (en) Use of multilayer amorphous carbon ARC stack to eliminate line warpage phenomenon

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KRISHNAN, ANAND T.;REDDY, VIJAY;REEL/FRAME:013262/0886

Effective date: 20020829

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12